IP-CPRI Altera, IP-CPRI Datasheet - Page 107
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
IP-CPRI
Manufacturer Part Number
IP-CPRI
Description
IP CORE - Common Public Radio Interface (CPRI)
Manufacturer
Altera
Specifications of IP-CPRI
Software Application
IP CORE, Interface And Protocols, HIGH SPEED
Supported Families
Arria II GX, Cyclone IV GX, HardCopy IV, Stratix IV
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 107 of 150
- Download datasheet (3Mb)
Chapter 6: Software Interface
CPRI Interface Registers
Table 6–9. CPRI_TX_CTRL—CPRI Transmit Control Word—Offset: 0x14
Table 6–10. CPRI_LCV—CPRI Line Code Violation Counter—Offset: 0x18
Table 6–11. CPRI_BFN—CPRI Recovered Radio Frame Counter—Offset: 0x1C
Table 6–12. CPRI_HW_RESET—Hardware Reset From Control Word—Offset: 0x20 (Part 1 of 2)
May 2011 Altera Corporation
RSRV
tx_control_insert
tx_control_data
RSRV
cpri_lcv
RSRV
bfn
RSRV
reset_gen_done_hold
reset_gen_done
reset_detect_hold
reset_detect
Field
Field
Field
Field
[31:9]
[8]
[7:0]
[31:8]
[7:0]
[31:12] UR0
[11:0]
Bits
Bits
Bits
[31:8] UR0
[7]
[6]
[5]
[4]
Bits
UR0
RW
RW
UR0
RO
RO
Access
Access
Access
RC
RO
RC
RO
Access
(1)
Reserved.
Control byte transmit enable.
CPRI control byte to be transmitted in CPRI hyperframe
position Z.x.0, where x is the index in the cpri_ctrl_index
field of the CPRI_CTRL_INDEX register.
Reserved.
Number of line code violations (LCVs) detected in the 8B/10B
decoding block in the transceiver. Enables CPRI link
debugging. This register saturates at the value 255; after it
reaches 255, it maintains this value until reset.
This counter is not used to determine whether the N_LCV
threshold
includes LCVs that occur during initialization—before T_LCV
(Table 6–24 on page
saturates.
Reserved.
Current BFN (node B radio frame number) number. Value
obtained from BFN alignment state machine.
Reserved.
Hold reset_done.
Indicates that a reset request or acknowledgement has been
successfully sent on the CPRI link by the CPRI transmitter.
Hold reset_detect.
Indicates that reset request has been detected in the incoming
stream on the CPRI link by the CPRI receiver.
(Table 6–23 on page
6–11) is reached—and because it
Function
Function
Function
Function
6–11) is reached, because it
CPRI MegaCore Function User Guide
23'h0
1’h0
8'h0
24'h0
8’h0
20'h0
12’h0
Default
Default
Default
24'h0
1’h0
1'h0
1'h0
1'h0
Default
6–5
Related parts for IP-CPRI
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![IPTR-C2H-NIOS](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IPT-C2H-NIOS
Manufacturer:
Altera
Datasheet:
![IP-XAUIPCS](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE - XAUI PHY
Manufacturer:
Altera
Datasheet:
![IP-RLDRAMII](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE - RLDRAM II Controller
Manufacturer:
Altera
Datasheet:
![IP-SRAM/QDRII](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE - QDRII SRAM Controller
Manufacturer:
Altera
Datasheet:
![IP-LINK](/images/no-image3.png)
Part Number:
Description:
MODULE, TX/RX, W/ PSU, IP-LINK
Manufacturer:
TOPCO SNT
Datasheet:
![I2C CONTROLLER IP CORE](/images/no-image3.png)
Part Number:
Description:
I2C Controller FPGA IP Core
Manufacturer:
SYSTEM LEVEL SOLUTIONS
![IP-10GETHERNET](/photos/24/19/241934/4696150_tmb.jpg)
Part Number:
Description:
IP CORE - 10 Gbps Ethernet MAC PCS PMA Reference Design
Manufacturer:
Altera
Datasheet:
![IP-NIOS](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP NIOS II MEGACORE
Manufacturer:
Altera
Datasheet: