DSPB56362AG120 Freescale Semiconductor, DSPB56362AG120 Datasheet - Page 13

• Manufacturer Part Number: DSPB56362AG120
• Description: IC DSP 24BIT AUD 120MHZ 144-LQFP
• Manufacturer: Freescale Semiconductor
• Series: Symphony™r
• Type: Audio Processorr

Specifications of DSPB56362AG120

• Interface: Host Interface, I²C, SAI, SPI
• Clock Rate: 120MHz
• Non-volatile Memory: ROM (126 kB)
• On-chip Ram: 42kB
• Voltage - I/o: 3.30V
• Voltage - Core: 3.30V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 144-LQFP
• Device Core Size: 24b
• Architecture: Modified Harvard
• Format: Fixed Point
• Clock Freq (max): 120MHz
• Mips: 120
• Device Input Clock Speed: 120MHz
• Ram Size: 42KB
• Program Memory Size: 90KB
• Operating Supply Voltage (typ): 3.3V
• Operating Supply Voltage (min): 3.14V
• Operating Supply Voltage (max): 3.46V
• Operating Temp Range: -40C to 105C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 144
• Package Type: LQFP
• Product: DSPs
• Data Bus Width: 24 bit
• Processor Series: DSP563xx
• Core: 56000
• Numeric And Arithmetic Format: Fixed-Point
• Instruction Set Architecture: Modified Harvard
• Device Million Instructions Per Second: 120 MIPS
• Maximum Clock Frequency: 120 MHz
• Program Memory Type: Flash
• Data Ram Size: 42 KB
• Operating Supply Voltage: 3.3 V
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Interface Type: SPI, I2C, ESAI, SHI
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Freescale Semiconductor
Signal Name
BR
BG
BB
Output
Output
Input/
Type
Input
State during Reset
Table 2-7 External Bus Control Signals (continued)
Ignored Input
(deasserted)
Output
Input
DSP56362 Technical Data, Rev. 4
Bus Request—BR is an active-low output, never tri-stated. BR is asserted
when the DSP requests bus mastership. BR is deasserted when the DSP
no longer needs the bus. BR may be asserted or deasserted independent
of whether the DSP56362 is a bus master or a bus slave. Bus “parking”
allows BR to be deasserted even though the DSP56362 is the bus master.
(See the description of bus “parking” in the BB signal description.) The bus
request hold (BRH) bit in the BCR allows BR to be asserted under software
control even though the DSP does not need the bus. BR is typically sent to
an external bus arbitrator that controls the priority, parking, and tenure of
each master on the same external bus. BR is only affected by DSP requests
for the external bus, never for the internal bus. During hardware reset, BR is
deasserted and the arbitration is reset to the bus slave state.
Bus Grant—BG is an active-low input. BG is asserted by an external bus
arbitration circuit when the DSP56362 becomes the next bus master. When
BG is asserted, the DSP56362 must wait until BB is deasserted before
taking bus mastership. When BG is deasserted, bus mastership is typically
given up at the end of the current bus cycle. This may occur in the middle of
an instruction that requires more than one external bus cycle for execution.
The default mode of operation of this signal requires a setup and hold time
referred to CLKOUT. But CLKOUT operation is not guaranteed from
100MHz and up, so the asynchronous bus arbitration must be used for clock
frequencies 100MHz and above. The asynchronous bus arbitration is
enabled by setting the ABE bit in the OMR register.
Bus Busy—BB is a bidirectional active-low input/output. BB indicates that
the bus is active. Only after BB is deasserted can the pending bus master
become the bus master (and then assert the signal again). The bus master
may keep BB asserted after ceasing bus activity regardless of whether BR
is asserted or deasserted. This is called “bus parking” and allows the current
bus master to reuse the bus without rearbitration until another device
requires the bus. The deassertion of BB is done by an “active pull-up”
method (i.e., BB is driven high and then released and held high by an
external pull-up resistor).
The default mode of operation of this signal requires a setup and hold time
referred to CLKOUT. But CLKOUT operation is not guaranteed from
100MHz and up, so the asynchronous bus arbitration must be used for clock
frequencies 100MHz and above. The asynchronous bus arbitration is
enabled by setting the ABE bit in the OMR register.
BB requires an external pull-up resistor.
Signal Description
External Memory Expansion Port (Port A)
2-7