DSPB56362AG120 Freescale Semiconductor, DSPB56362AG120 Datasheet - Page 67

IC DSP 24BIT AUD 120MHZ 144-LQFP

DSPB56362AG120

Manufacturer Part Number
DSPB56362AG120
Description
IC DSP 24BIT AUD 120MHZ 144-LQFP
Manufacturer
Freescale Semiconductor
Series
Symphony™r
Type
Audio Processorr
Datasheet

Specifications of DSPB56362AG120

Interface
Host Interface, I²C, SAI, SPI
Clock Rate
120MHz
Non-volatile Memory
ROM (126 kB)
On-chip Ram
42kB
Voltage - I/o
3.30V
Voltage - Core
3.30V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
144-LQFP
Device Core Size
24b
Architecture
Modified Harvard
Format
Fixed Point
Clock Freq (max)
120MHz
Mips
120
Device Input Clock Speed
120MHz
Ram Size
42KB
Program Memory Size
90KB
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (min)
3.14V
Operating Supply Voltage (max)
3.46V
Operating Temp Range
-40C to 105C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
144
Package Type
LQFP
Product
DSPs
Data Bus Width
24 bit
Processor Series
DSP563xx
Core
56000
Numeric And Arithmetic Format
Fixed-Point
Instruction Set Architecture
Modified Harvard
Device Million Instructions Per Second
120 MIPS
Maximum Clock Frequency
120 MHz
Program Memory Type
Flash
Data Ram Size
42 KB
Operating Supply Voltage
3.3 V
Maximum Operating Temperature
+ 105 C
Mounting Style
SMD/SMT
Interface Type
SPI, I2C, ESAI, SHI
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSPB56362AG120
Manufacturer:
FSC
Quantity:
12 000
Part Number:
DSPB56362AG120
Manufacturer:
FREESCA
Quantity:
273
Part Number:
DSPB56362AG120
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSPB56362AG120
Manufacturer:
FREESCALE/PBF
Quantity:
45
Part Number:
DSPB56362AG120
Manufacturer:
N/A
Quantity:
20 000
3.10.4
Freescale Semiconductor
No.
212
213
214
215
216
217
AA0–AA3
CLKOUT
D0–D23
D0–D23
A0–A17
CLKOUT high to BR assertion/deassertion
BG asserted/deasserted to CLKOUT high (setup)
CLKOUT high to BG deasserted/asserted (hold)
BB deassertion to CLKOUT high (input setup)
CLKOUT high to BB assertion (input hold)
CLKOUT high to BB assertion (output)
Arbitration Timings
WR
RD
TA
Figure 3-21 Synchronous Bus Timings SRAM 2 WS (TA Controlled)
210
208
198
Characteristics
202
203
Table 3-18 Arbitration Bus Timings
DSP56362 Technical Data, Rev. 4
200
2
Data Out
201
206
Expression
209
External Memory Expansion Port (Port A)
200
1
Data In
204
211
201
207
199
Min
1.0
0.0
4.0
0.0
1.0
4.0
205
100 MHz
Max
AA0480
4.0
4.0
Unit
ns
ns
ns
ns
ns
ns
3-41

Related parts for DSPB56362AG120