EP3SL150F1152C2N Altera, EP3SL150F1152C2N Datasheet - Page 134

IC STRATX III FPGA 150K 1152FBGA

EP3SL150F1152C2N

Manufacturer Part Number
EP3SL150F1152C2N
Description
IC STRATX III FPGA 150K 1152FBGA
Manufacturer
Altera
Series
Stratix® IIIr

Specifications of EP3SL150F1152C2N

Number Of Logic Elements/cells
142500
Number Of Labs/clbs
5700
Total Ram Bits
6390
Number Of I /o
744
Voltage - Supply
0.86 V ~ 1.15 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-FBGA
For Use With
544-2568 - KIT DEVELOPMENT STRATIX III
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-2409
EP3SL150F1152C2NES

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3SL150F1152C2N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP3SL150F1152C2N
Manufacturer:
ALTERA
0
Part Number:
EP3SL150F1152C2N
Manufacturer:
ALTERA
Quantity:
20 000
Part Number:
EP3SL150F1152C2N
0
Part Number:
EP3SL150F1152C2NES
Manufacturer:
ALTERA
0
5–28
Multiply Accumulate Mode
Figure 5–19. Multiply Accumulate Mode for Half-DSP Block
Stratix III Device Handbook, Volume 1
accum_sload
dataa_0[ ]
datab_0[ ]
dataa_1[ ]
datab_1[ ]
dataa_2[ ]
datab_2[ ]
dataa_3[ ]
datab_3[ ]
Half-DSP Block
clock[3..0]
In multiply accumulate mode, the second-stage adder is configured as a 44-bit
accumulator or subtractor. The output of the DSP block is looped back to the
second-stage adder and added or subtracted with the two outputs of the first-stage
adder block according to
to operate in multiply accumulate mode.
ena[3..0]
aclr[3..0]
output_saturate
output_round
Equation
signa
signb
5–3.
Figure 5–19
shows the DSP block configured
Chapter 5: DSP Blocks in Stratix III Devices
chainout_sat_overflow
© March 2010 Altera Corporation
Operational Mode Descriptions
44
result[ ]

Related parts for EP3SL150F1152C2N