Z85C3008VSG Zilog, Z85C3008VSG Datasheet - Page 114
Z85C3008VSG
Manufacturer Part Number
Z85C3008VSG
Description
IC 8MHZ Z8500 CMOS SCC 44-PLCC
Manufacturer
Zilog
Series
SCCr
Specifications of Z85C3008VSG
Processor Type
Z80
Features
Error Detection and Multiprotocol Support
Speed
8MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
44-LCC (J-Lead)
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Cpu Speed
8MHz
Digital Ic Case Style
LCC
No. Of Pins
44
Supply Voltage Range
5V
Operating Temperature Range
0°C To +70°C
Svhc
No SVHC (18-Jun-2010)
Base Number
85
Rohs Compliant
Yes
Clock Frequency
8MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
269-3932
Z85C3008VSG
Z85C3008VSG
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
Z85C3008VSG
Manufacturer:
Zilog
Quantity:
800
Company:
Part Number:
Z85C3008VSG
Manufacturer:
MAX
Quantity:
74
- Current page: 114 of 317
- Download datasheet (4Mb)
UM010901-0601
5.2.3 Write Register 2 (Interrupt Vector)
WR2 is the interrupt vector register. Only one vector
register exists in the SCC, and it can be accessed through
either channel. The interrupt vector can be modified by
status information. This is controlled by the Vector
Includes Status (VIS) and the Status High/Status Low bits
in WR9. The bit positions for WR2 are shown in Figure 5-4.
5.2.4 Write Register 3 (Receive Parameters
and Control)
This register contains the control bits and parameters for
the receiver logic as illustrated in Figure 5-5. On the ESCC
and 85C30, with the Extended Read option enabled, this
register may be read as RR9.
Write Register 2
D7 D6 D5
Write Register 3
D7
0
0
1
1
D6 D5
0
1
0
1
Rx 5 Bits/Character
Rx 7 Bits/Character
Rx 6 Bits/Character
Rx 8 Bits/Character
Figure 5-4. Write Register 2
Figure 5-5. Write Register 3
D4 D3
D4 D3 D2 D1
D2 D1
D0
D0
Rx Enable
Sync Character Load Inhibit
Address Search Mode (SDLC)
Rx CRC Enable
Enter Hunt Mode
Auto Enables
V0
V1
V2
V3
V4
V5
V6
V7
Interrupt
Vector
Bits 7 and 6: Receiver Bits/Character
The state of these two bits determines the number of bits
to be assembled as a character in the received serial data
stream. The number of bits per character can be changed
while a character is being assembled, but only before the
number of bits currently programmed is reached. Unused
bits in the Received Data Register (RR8) are set to 1 in
asynchronous modes. In Synchronous and SDLC modes,
the SCC merely transfers an 8-bit section of the serial data
stream to the Receive FIFO at the appropriate time. Table
5-4 lists the number of bits per character in the assembled
character format.
Bit 5: Auto Enable
This bit programs the function for both the /DCD and /CTS
pins. /CTS becomes the transmitter enable and /DCD be-
comes the receiver enable when this bit is set to 1. How-
ever, the Receiver Enable and Transmit Enable bits must
be set before the /DCD and /CTS pins can be used in this
manner. When the Auto Enable bit is set to 0, the /DCD
and /CTS pins are inputs to the corresponding status bits
in Read Register 0. The state of /DCD is ignored in the Lo-
cal Loopback mode. The state of /CTS is ignored in both
Auto Echo and Local Loopback modes.
Bit 4: Enter Hunt Mode
This command forces the comparison of sync characters
or flags to assembled receive characters for the purpose
of synchronization. After reset, the SCC automatically en-
ters the Hunt mode (except asynchronous). Whenever a
flag or sync character is matched, the Sync/Hunt bit in
Read Register 0 is reset and, if External/Status Interrupt
Enable is set, an interrupt sequence is initiated. The SCC
automatically enters the Hunt mode when an abort condi-
tion is received or when the receiver is enabled.
Bit 3: Receiver CRC Enable
This bit is used to initiate CRC calculation at the beginning
of the last byte transferred from the Receiver Shift register
to the Receive FIFO. This operation occurs independently
of the number of bytes in the Receive FIFO. When a par-
ticular byte is to be excluded from the CRC calculation, this
bit should be reset before the next byte is transferred to the
Receive FIFO. If this feature is used, care must be taken
to ensure that eight bits per character is selected in the re-
ceiver because of an inherent delay from the Receive Shift
register to the CRC checker.
D7
0
0
1
1
Table 5-4. Receive Bits per Character
D6
0
1
0
1
SCC™/ESCC™ User’s Manual
Register Descriptions
Bits/Character
5
7
6
8
5-7
5
Related parts for Z85C3008VSG
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Cmos Scc Serial Communications Controller
Manufacturer:
ZiLOG Semiconductor
Datasheet:
Part Number:
Description:
Communication Controllers, ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP)
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
KIT DEV FOR Z8 ENCORE 16K TO 64K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 8K/4K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 4K TO 8K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
CMOS Z8 microcontroller. ROM 16 Kbytes, RAM 256 bytes, speed 16 MHz, 32 lines I/O, 3.0V to 5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Low-cost microcontroller. 512 bytes ROM, 61 bytes RAM, 8 MHz
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Z8 4K OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
CMOS SUPER8 ROMLESS MCU
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet: