Z85C3008VSG Zilog, Z85C3008VSG Datasheet - Page 161

IC 8MHZ Z8500 CMOS SCC 44-PLCC

Z85C3008VSG

Manufacturer Part Number
Z85C3008VSG
Description
IC 8MHZ Z8500 CMOS SCC 44-PLCC
Manufacturer
Zilog
Series
SCCr
Datasheets

Specifications of Z85C3008VSG

Processor Type
Z80
Features
Error Detection and Multiprotocol Support
Speed
8MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
44-LCC (J-Lead)
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Cpu Speed
8MHz
Digital Ic Case Style
LCC
No. Of Pins
44
Supply Voltage Range
5V
Operating Temperature Range
0°C To +70°C
Svhc
No SVHC (18-Jun-2010)
Base Number
85
Rohs Compliant
Yes
Clock Frequency
8MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
269-3932
Z85C3008VSG

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
Z85C3008VSG
Manufacturer:
Zilog
Quantity:
800
Part Number:
Z85C3008VSG
Manufacturer:
MAX
Quantity:
74
Part Number:
Z85C3008VSG
Manufacturer:
Zilog
Quantity:
10 000
Application Note
The Z180™ Interfaced with the SCC at MHZ
INTERFACES
The following subsections explain the interfaces between
the:
Basic goals of this system design are:
6-26
Z180 and Memory
Z180 and I/O
Z180 and SCC
System clock up to 10 MHz
Using the Z8018010VSC (Z180 10 MHz PLCC
package) to take advantage of 1M byte addressing
space and compactness (DIP versions’ addressing
range is half; 512K bytes)
Using Z85C3010VSC (CMOS SCC 10 MHz PLCC
package)
Minimum parts count
Worst case design
Address
/MREQ
Data
/RD
/M1
Ø
Figure 1. Z180 Opcode Fetch Cycle Timing (One Wait State)
T1
6
10
8
9
T2
7
The design method for EPLD is using TTLs (74HCT) and
then translating them into EPLD logic. This design uses
TTLs and EPLDs. With these goals in mind, the discussion
begins with the Z180-to-memory interface.
Z180 to Memory Interface
The memory access cycle timing of the Z180 is similar to
the Z80 CPU memory access cycle timing. The three
classifications are:
Table 1 shows the Z180’s basic timing elements for the
opcode’s fetch/memory read/write cycle.
Tw
Using EPLD for glue wherever possible
Expendability
Opcode fetch cycle (Figure 1)
Memory read cycle (Figure 2)
Memory write cycle (Figure 3)
Read Data
T3
14
15
12
13
T1
11
11
16
UM010901-0601

Related parts for Z85C3008VSG