Z85C3008VSG Zilog, Z85C3008VSG Datasheet - Page 241
![IC 8MHZ Z8500 CMOS SCC 44-PLCC](/photos/6/57/65795/269-44-plcc_sml.jpg)
Z85C3008VSG
Manufacturer Part Number
Z85C3008VSG
Description
IC 8MHZ Z8500 CMOS SCC 44-PLCC
Manufacturer
Zilog
Series
SCCr
Specifications of Z85C3008VSG
Processor Type
Z80
Features
Error Detection and Multiprotocol Support
Speed
8MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
44-LCC (J-Lead)
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Cpu Speed
8MHz
Digital Ic Case Style
LCC
No. Of Pins
44
Supply Voltage Range
5V
Operating Temperature Range
0°C To +70°C
Svhc
No SVHC (18-Jun-2010)
Base Number
85
Rohs Compliant
Yes
Clock Frequency
8MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
269-3932
Z85C3008VSG
Z85C3008VSG
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
Z85C3008VSG
Manufacturer:
Zilog
Quantity:
800
Company:
Part Number:
Z85C3008VSG
Manufacturer:
MAX
Quantity:
74
- Current page: 241 of 317
- Download datasheet (4Mb)
Application Note
Using SCC with Z8000 in SDLC Protocol
SDLC PROTOCOL
Data communications today require a communications
protocol that can transfer data quickly and reliably. One
such protocol, Synchronous Data Link Control (SDLC), is
the link control used by the IBM Systems Network
Architecture (SNA) communications package. SDLC is a
subset of the International Standard Organization (ISO)
link control called High-Level Data Link Control (HDLC),
which is used for international data communications.
SDLC is a bit-oriented protocol (BOP). It differs from byte-
control protocols (BCPs), such as Bisync, in that it uses
only a few bit patterns for control functions instead of
several special character sequences. The attributes of the
SDLC protocol are position dependent rather than
character dependent, so the data link control is determined
by the position of the byte as well as by the bit pattern.
A character in SDLC is sent as an octet, a group of eight
bits. Several octets combine to form a message frame, in
which each octet belongs to a particular field. Each
message contains: opening flag, address, control,
information, Frame Check Sequence (FCS), and closing
flag (Figure 1).
Both flag fields contain a unique binary pattern, 0111110,
which indicates the beginning or the end of the message
frame. This pattern simplifies the hardware interface in
receiving devices so that multiple devices connected to a
common link do not conflict with one another. The
receiving devices respond only after a valid flag character
has been detected. Once communication is established
with a particular device, the other devices ignore the
message until the next flag character is detected.
6-106
Figure 1. Fields of the SDLC Transmission Frame
The address field contains one of more octets, which are
used to select a particular station on the data link. An
address of eight 1s is a global address code that selects all
the devices on the data link. When a primary station sends
a frame, the address field is used to select one of several
secondary stations. When a secondary station sends a
message to the primary station, the address field contains
the secondary station address, i.e., the source of the
message.
The control field follows the address field and contains
information about the type of frame being sent. The control
field consists of one octet that is always present.
The information field contains any actual transferred data.
This field may be empty or it may contain an unlimited
number of octets. However, because of the limitations of
the error-checking algorithm used in the frame-check
sequence, however, the maximum recommended block
size is approximately 4096 octets.
The frame check sequence field follows the information or
control field. The FCS is a 16-bit Cyclic Redundancy
Check (CRC) of the bits in the address, control, and
information fields. The FCS is based on the CRC-CCITT
code, which uses the polynomial (x
Z8030 SCC contains the circuitry necessary to generate
and check the FCS field.
Zero insertion and deletion is a feature of SDLC that allows
any data pattern to be sent. Zero insertion occurs when
five consecutive 1s in the data pattern are transmitted.
After the fifth 1, a 0 is inserted before the next bit is sent.
The extra 0 does not affect the data in any way and is
deleted by the receiver, thus restoring the original data
pattern.
Zero insertion and deletion insures that the data stream
will not contain a flag character or abort sequence. Six 1s
preceded and followed by 0s indicate a flag sequence
character. Seven to fourteen 1s signify and abort; Seven
to fourteen 1s signify an abort; 15 or more 1s indicate an
idle (inactive) line. Under these three conditions, zero
insertion and deletion are inhibited. Figure 2 illustrates the
various line conditions.
16
+ x
12
UM010901-0601
+ x
5
+ 1). The
Related parts for Z85C3008VSG
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![Z85C30-10VEC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
Manufacturer:
Zilog, Inc.
Datasheet:
![z85c30](/images/no-image3.png)
Part Number:
Description:
Cmos Scc Serial Communications Controller
Manufacturer:
ZiLOG Semiconductor
Datasheet:
![Z8018218FSC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
Communication Controllers, ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP)
Manufacturer:
Zilog, Inc.
Datasheet:
![Z8F64200100KITG](/photos/9/20/92054/z8f64200100kitg_tmb.jpg)
Part Number:
Description:
KIT DEV FOR Z8 ENCORE 16K TO 64K
Manufacturer:
Zilog
Datasheet:
![Z8F08A28100KITG](/photos/9/22/92241/z8f08a28100kitg_tmb.jpg)
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
![Z8F08200100KITG](/photos/9/22/92242/z8f08200100kitg_tmb.jpg)
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 8K/4K
Manufacturer:
Zilog
Datasheet:
![Z8F04A28100KITG](/photos/9/22/92243/z8f04a28100kitg_tmb.jpg)
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
![Z8F08200100KIT](/images/manufacturer_photos/0/7/729/zilog_tmb.jpg)
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 4K TO 8K
Manufacturer:
Zilog
Datasheet:
![Z86C6116FSC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
CMOS Z8 microcontroller. ROM 16 Kbytes, RAM 256 bytes, speed 16 MHz, 32 lines I/O, 3.0V to 5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
![Z86E0208PSC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
Low-cost microcontroller. 512 bytes ROM, 61 bytes RAM, 8 MHz
Manufacturer:
Zilog, Inc.
Datasheet:
![Z86E40](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
Z8 4K OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
![Z88C0020VEC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
CMOS SUPER8 ROMLESS MCU
Manufacturer:
Zilog, Inc.
Datasheet:
![Z86E0812SSC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet: