Z85C3008VSG Zilog, Z85C3008VSG Datasheet - Page 24
![IC 8MHZ Z8500 CMOS SCC 44-PLCC](/photos/6/57/65795/269-44-plcc_sml.jpg)
Z85C3008VSG
Manufacturer Part Number
Z85C3008VSG
Description
IC 8MHZ Z8500 CMOS SCC 44-PLCC
Manufacturer
Zilog
Series
SCCr
Specifications of Z85C3008VSG
Processor Type
Z80
Features
Error Detection and Multiprotocol Support
Speed
8MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
44-LCC (J-Lead)
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Cpu Speed
8MHz
Digital Ic Case Style
LCC
No. Of Pins
44
Supply Voltage Range
5V
Operating Temperature Range
0°C To +70°C
Svhc
No SVHC (18-Jun-2010)
Base Number
85
Rohs Compliant
Yes
Clock Frequency
8MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
269-3932
Z85C3008VSG
Z85C3008VSG
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
Z85C3008VSG
Manufacturer:
Zilog
Quantity:
800
Company:
Part Number:
Z85C3008VSG
Manufacturer:
MAX
Quantity:
74
- Current page: 24 of 317
- Download datasheet (4Mb)
UM010901-0601
The Z80X30 samples the state of /INTACK on the rising
edge of /AS, and AC parameters #7 and #8 specify the set-
up and hold-time requirements. Between the rising edge of
/AS and the falling edge of /DS, the internal and external
daisy chains settle (AC parameter #29). A system with no
external daisy chain should provide the time specified in
spec #29 to settle the interrupt daisy-chain priority internal
to the SCC. Systems using an external daisy chain should
refer to Note 5 referenced in the Z80X30 Read/Write & In-
terrupt Acknowledge Timing for the time required to settle
the daisy chain.
Note: /INTACK is sampled on the rising edge of /AS. If it
does not meet the setup time to the first rising edge of /AS
of the interrupt acknowledge cycle, it is latched on the next
rising edge of /AS. Therefore, if /INTACK is asynchronous
to /AS, it may be necessary to add a PCLK cycle to the cal-
culation for /INTACK to /RD delay time.
If there is an interrupt pending in the SCC, and IEI is High
when /DS falls, the acknowledge cycle was intended for
the SCC. This being the case, the Z80X30 sets the Inter-
rupt-Under-Service (IUS) latch for the highest priority
pending interrupt, as well as placing an interrupt vector on
AD7-AD0. The placing of a vector on the bus can be dis-
abled by setting WR9, D1=1. The /INT pin also goes inac-
tive in response to the falling edge of /DS. Note that there
should be only one /DS per acknowledge cycle. Another
important fact is that the IP bits in the Z80X30 are updated
by /AS, which may delay interrupt requests if the processor
does not supply /AS strobes during the time between ac-
cesses of the Z80X30.
2.2.4 Z80X30 Register Access
The registers in the Z80X30 are addressed via the address
on AD7-AD0 and are latched by the rising edge of /AS. The
Shift Right/Shift Left bit in the Channel B WR0 controls
which bits are decoded to form the register address. It is
placed in this register to simplify programming when the
current state of the Shift Right/Shift Left bit is not known.
A hardware reset forces Shift Left mode where the address
is decoded from AD5-AD1. In Shift Right mode, the ad-
dress is decoded from AD4-AD0. The Shift Right/Shift Left
bit is written via a command to make the software writing
to WR0 independent of the state of the Shift Right/Shift
Left bit.
While in the Shift Left mode, the register address is
placed on AD4-AD1 and the Channel Select bit, A/B, is
decoded from AD5. The register map for this case is
shown in Table 2-1. In Shift Right mode, the register ad-
dress is again placed on AD4-AD1 but the channel select
A/B is decoded from AD0. The register map for this case
is shown in Table 2-2.
Because the Z80X30 does not contain 16 read registers,
the decoding of the read registers is not complete; this is
indicated in Table 2-1 and Table 2-2 by parentheses
around the register name. These addresses may also be
used to access the read registers. Also, note that the
Z80X30 contains only one WR2 and WR9; these registers
may be written from either channel.
Shift Left Mode is used when Channel A and B are to be
programmed differently. This allows the software to se-
quence through the registers of one channel at a time. The
Shift Right Mode is used when the channels are pro-
grammed the same. By incrementing the address, the user
can program the same data value into both the Channel A
and Channel B register.
SCC™/ESCC™ User’s Manual
Interfacing the SCC/ESCC
2-5
2
Related parts for Z85C3008VSG
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![Z85C30-10VEC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
Manufacturer:
Zilog, Inc.
Datasheet:
![z85c30](/images/no-image3.png)
Part Number:
Description:
Cmos Scc Serial Communications Controller
Manufacturer:
ZiLOG Semiconductor
Datasheet:
![Z8018218FSC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
Communication Controllers, ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP)
Manufacturer:
Zilog, Inc.
Datasheet:
![Z8F64200100KITG](/photos/9/20/92054/z8f64200100kitg_tmb.jpg)
Part Number:
Description:
KIT DEV FOR Z8 ENCORE 16K TO 64K
Manufacturer:
Zilog
Datasheet:
![Z8F08A28100KITG](/photos/9/22/92241/z8f08a28100kitg_tmb.jpg)
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
![Z8F08200100KITG](/photos/9/22/92242/z8f08200100kitg_tmb.jpg)
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 8K/4K
Manufacturer:
Zilog
Datasheet:
![Z8F04A28100KITG](/photos/9/22/92243/z8f04a28100kitg_tmb.jpg)
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
![Z8F08200100KIT](/images/manufacturer_photos/0/7/729/zilog_tmb.jpg)
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 4K TO 8K
Manufacturer:
Zilog
Datasheet:
![Z86C6116FSC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
CMOS Z8 microcontroller. ROM 16 Kbytes, RAM 256 bytes, speed 16 MHz, 32 lines I/O, 3.0V to 5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
![Z86E0208PSC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
Low-cost microcontroller. 512 bytes ROM, 61 bytes RAM, 8 MHz
Manufacturer:
Zilog, Inc.
Datasheet:
![Z86E40](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
Z8 4K OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
![Z88C0020VEC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
CMOS SUPER8 ROMLESS MCU
Manufacturer:
Zilog, Inc.
Datasheet:
![Z86E0812SSC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet: