MPC8533EVTANG Freescale Semiconductor, MPC8533EVTANG Datasheet - Page 985

no-image

MPC8533EVTANG

Manufacturer Part Number
MPC8533EVTANG
Description
MPU POWERQUICC 783-PBGA
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MPC8533EVTANG

Processor Type
MPC85xx PowerQUICC III 32-Bit
Speed
800MHz
Voltage
1V
Mounting Type
Surface Mount
Package / Case
783-FCPBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC8533EVTANG
Manufacturer:
FREESCAL
Quantity:
513
Part Number:
MPC8533EVTANG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8533EVTANGA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Freescale Semiconductor
PCI_C/BE[3:0]
PCI_DEVSEL
PCI_FRAME
Signal
MPC8533E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
Table 17-2. PCI Interface Signals—Detailed Signal Descriptions (continued)
I/O
I/O Command/byte enable. The command/byte enable signals are both input and output signals on this
I/O Device select. The device select signal is both an input and output signal on this PCI controller.
I/O Frame. The frame signal is both an input and output signal on this PCI controller.
O As outputs for the bidirectional command/byte enable, these signals operate as described below.
O As outputs for the bidirectional device select, these signals operate as described below.
O As outputs for the bidirectional frame, these signals operate as described below.
I As inputs for the bidirectional command/byte enable, these signals operate as described below.
I As inputs for the bidirectional device select, these signals operate as described below.
I As inputs for the bidirectional frame, these signals operate as described below.
PCI controller. The command encodings for PCI bus mode are described in
Commands.”
Meaning
Meaning
Meaning
Meaning
Meaning
Meaning
Timing Assertion/Negation—As specified by PCI Local Bus Specification Rev 2.2
Timing Assertion/Negation—As specified by PCI Local Bus Specification Rev 2.2
Timing Assertion/Negation—As specified by PCI Local Bus Specification Rev 2.2
Timing Assertion/Negation—As specified by PCI Local Bus Specification Rev 2.2
Timing Assertion/Negation—As specified by PCI Local Bus Specification Rev 2.2
Timing Assertion/Negation—As specified by PCI Local Bus Specification Rev 2.2
State
State
State
State
State
State
Asserted/Negated—During the address phase, PCI_C/BE[3:0] define the bus command.
Asserted/Negated—During the address phase, PCI_C/BE[3:0] indicate the command that
Asserted—Indicates that this PCI controller has decoded the address and is the target of
Negated—Indicates that this PCI controller has decoded the address and is not the target
Asserted—Indicates that some PCI agent (other than this PCI controller) has decoded its
Negated—Indicates that no PCI agent has been selected.
Asserted—Indicates that this PCI controller, acting as a PCI master, is initiating a bus
Negated—If PCI_IRDY is asserted, indicates that the PCI transaction is in the final data
Asserted—Indicates that another PCI master is initiating a bus transaction.
Negated—Indicates that the transaction is in the final data phase or that the bus is idle.
During the data phase, PCI_C/BE[3:0] act as byte enables indicating which byte lanes
carry meaningful data. The PCI_C/BE[0] signal applies to the LSB.
another master is sending. During the data phase, PCI_C/BE[3:0] indicate which byte
lanes are valid.
the current access.
of the current access.
address as the target of the current access.
transaction. While PCI_FRAME is asserted, data transfers may continue.
phase; if PCI_IRDY is negated, indicates that the PCI bus is idle.
Description
Section 17.4.2.2, “PCI Bus
PCI Bus Interface
17-7

Related parts for MPC8533EVTANG