IDT82P2282PF IDT, Integrated Device Technology Inc, IDT82P2282PF Datasheet - Page 76

no-image

IDT82P2282PF

Manufacturer Part Number
IDT82P2282PF
Description
TXRX T1/J1/E1 2CHAN 100-TQFP
Manufacturer
IDT, Integrated Device Technology Inc
Type
Transceiverr
Datasheet

Specifications of IDT82P2282PF

Number Of Drivers/receivers
2/2
Protocol
IEEE 1149.1
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Package / Case
100-TQFP, 100-VQFP
Screening Level
Industrial
Pin Count
100
Mounting
Surface Mount
Package Type
TQFP
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
82P2282PF

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT82P2282PF
Manufacturer:
IDT
Quantity:
355
Part Number:
IDT82P2282PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82P2282PF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82P2282PFG
Manufacturer:
HITACHI
Quantity:
1 452
Part Number:
IDT82P2282PFG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82P2282PFG8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
3.18.1.4
modes. The offset is between the framing pulse on the TSFSn/MTSFS
pin and the start of the corresponding frame input on the TSDn/MTSD
IDT82P2282
Bit offset and channel offset are both supported in all the operating
Offset
Transmit Clock Master mode:
Transmit Clock Slave mode / Transmit Multiplexed mode:
Transmit Clock Slave mode / Transmit Multiplexed mode:
Transmit Clock Master mode:
TSFSn / MTSFS
TSCKn / MTSCK
TSDn / MTSD
TSFSn / MTSFS
TSCKn / MTSCK
TSDn / MTSD
TSFSn / MTSFS
TSCKn / MTSCK
TSDn / MTSD
TSFSn / MTSFS
TSCKn / MTSCK
TSDn / MTSD
Figure 28. No Offset When FE = 1 & DE = 1 In Transmit Path
Figure 29. No Offset When FE = 0 & DE = 0 In Transmit Path
F-bit of CH1 (T1/J1)
F-bit of CH1 (T1/J1)
Bit 1 of TS0 (E1)
F-bit of CH1 (T1/J1)
F-bit of CH1 (T1/J1)
Bit 1 of TS0 (E1)
Bit 1 of TS0 (E1)
Bit 1 of TS0 (E1)
FE = 1, DE = 1
FE = 0, DE = 0
76
Bit 1 of CH1 (T1/J1)
Bit 1 of CH1 (T1/J1)
Bit 2 of TS0 (E1)
Bit 1 of CH1 (T1/J1)
Bit 1 of CH1 (T1/J1)
Bit 2 of TS0 (E1)
pin. The signaling bits on the TSIGn/MTSIG pin are always per-channel
aligned with the data on the TSDn/MTSD pin.
Bit 2 of TS0 (E1)
Bit 2 of TS0 (E1)
DUAL T1/E1/J1 LONG HAUL / SHORT HAUL TRANSCEIVER
Figure 28 to Figure 31 show the base line without offset.
Bit 2 (T1/J1)
Bit 2 (T1/J1)
Bit 3 (E1)
Bit 3 (E1)
Bit 2 (T1/J1)
Bit 2 (T1/J1)
Bit 3 (E1)
Bit 3 (E1)
August 20, 2009

Related parts for IDT82P2282PF