mc68hc912dg128 Freescale Semiconductor, Inc, mc68hc912dg128 Datasheet - Page 278

no-image

mc68hc912dg128

Manufacturer Part Number
mc68hc912dg128
Description
M68hc12 Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc68hc912dg128ACPV
Manufacturer:
FREESCALE
Quantity:
201
Part Number:
mc68hc912dg128ACPVE
Manufacturer:
FREESCALE
Quantity:
1 000
Part Number:
mc68hc912dg128AMPV
Manufacturer:
FREESCALE
Quantity:
334
Part Number:
mc68hc912dg128AVPV
Manufacturer:
FUJI
Quantity:
6 629
Part Number:
mc68hc912dg128CCPVE
Manufacturer:
FREESCALE
Quantity:
500
Inter-IC Bus
15.5.4 STOP Signal
15.5.5 Repeated START Signal
Technical Data
278
Each data byte is 8 bits long. Data may be changed only while SCL is low
and must be held stable while SCL is high as shown in
is one clock pulse on SCL for each data bit, the MSB being transferred
first. Each data byte has to be followed by an acknowledge bit, which is
signalled from the receiving device by pulling the SDA low at the ninth
clock. So one complete data byte transfer needs nine clock pulses.
If the slave receiver does not acknowledge the master, the SDA line
must be left high by the slave. The master can then generate a stop
signal to abort the data transfer or a start signal (repeated start) to
commence a new calling.
If the master receiver does not acknowledge the slave transmitter after
a byte transmission, it means ’end of data’ to the slave, so the slave
releases the SDA line for the master to generate STOP or START signal.
The master can terminate the communication by generating a STOP
signal to free the bus. However, the master may generate a START
signal followed by a calling command without generating a STOP signal
first. This is called repeated START. A STOP signal is defined as a low-
to-high transition of SDA while SCL at logical “1” (see
The master can generate a STOP even if the slave has generated an
acknowledge at which point the slave must release the bus.
As shown in
generated without first generating a STOP signal to terminate the
communication. This is used by the master to communicate with another
slave or with the same slave in different mode (transmit/receive mode)
without releasing the bus.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
Figure
Inter-IC Bus
15-2, a repeated START signal is a START signal
MC68HC912DG128 — Rev 3.0
Figure
Figure
15-2. There
MOTOROLA
15-2).

Related parts for mc68hc912dg128