isp1563 NXP Semiconductors, isp1563 Datasheet - Page 21

• Manufacturer Part Number: isp1563
• Description: Hi-speed Universal Serial Bus Pci Host Controller
• Manufacturer: NXP Semiconductors

NXP Semiconductors
Table 12.
Table 13.
Legend: * reset value
Table 14.
Legend: * reset value
Table 15.
ISP1563_2
Product data sheet
Bit
23 to 16
15 to 8
7 to 0
Bit
7 to 0
Bit
7 to 0
Bit
Symbol
Reset
Access
Symbol
CLS[7:0]
Symbol
LT[7:0]
Symbol
BCC[7:0] Base Class Code: 0Ch is the base class code assigned to this byte. It implies a serial bus controller.
SCC[7:0] Sub-Class Code: 03h is the sub-class code assigned to this byte. It implies the USB Host Controller.
RLPI[7:0] Register-Level Programming Interface: 10h is the programming interface code assigned to OHCI,
CC - Class Code register (address 09h) bit description
CLS - CacheLine Size register (address 0Ch) bit description
LT - Latency Timer register (address 0Dh) bit description
HT - Header Type register (address 0Eh) bit allocation
8.2.1.7 CacheLine Size register
8.2.1.8 Latency Timer register
8.2.1.9 Header Type register
MFD
R
7
1
Access
R/W
Description
which is USB 1.1 specification compliant. 20h is the programming interface code assigned to EHCI,
which is USB 2.0 specification compliant.
The CacheLine Size register is a read and write single-byte register that specifies the
system CacheLine size in units of DWORDs. This register must be implemented by
master devices that can generate the Memory Write and Invalidate command. The value
in this register is also used by master devices to determine whether to use Read, Read
Line or Read Multiple commands to access the memory.
Slave devices that want to allow memory bursting using CacheLine-wrap addressing
mode must implement this register to know when a burst sequence wraps to the
beginning of the CacheLine.
This field must be initialized to logic 0 on activation of RST#.
description of the CacheLine Size register.
This register specifies, in units of PCI bus clocks, the value of the latency timer for the PCI
bus master.
The Header Type register identifies the layout of the second part of the predefined header;
beginning at byte 10h in configuration space. It also identifies whether the device contains
multiple functions. For bit allocation, see
Access
R/W
R
Value
00h*
6
0
Table 14
Value
00h*
Description
Latency Timer: This byte identifies the latency timer.
R
5
0
shows the bit description of the Latency Timer register.
Rev. 02 — 15 March 2007
Description
CacheLine Size: This byte identifies the system CacheLine size.
R
4
0
Table
HT[6:0]
R
3
0
15.
R
2
0
HS USB PCI Host Controller
Table 13
R
shows the bit
1
0
© NXP B.V. 2007. All rights reserved.
ISP1563
21 of 102
R
0
0