isp1563 NXP Semiconductors, isp1563 Datasheet - Page 72

• Manufacturer Part Number: isp1563
• Description: Hi-speed Universal Serial Bus Pci Host Controller
• Manufacturer: NXP Semiconductors

NXP Semiconductors
Table 106. USBSTS - USB Status register bit description
Address: Content of the base address register + 24h
ISP1563_2
Product data sheet
Bit
31 to 16
15
14
13
12
11 to 6
5
4
3
2
1
Symbol
reserved
ASS
PSSTAT
RECL
HCH
reserved
IAA
HSE
FLR
PCD
USBERRINT USB Error Interrupt: The Host Controller sets this bit when an error condition occurs because of
Description
-
Asynchronous Schedule Status: Default = 0. The bit reports the current real status of the
asynchronous schedule. If this bit is logic 0, the status of the asynchronous schedule is disabled.
If this bit is logic 1, the status of the asynchronous schedule is enabled. The Host Controller is
not required to immediately disable or enable the asynchronous schedule when software
changes ASE (bit 5 in the USBCMD register). When this bit and the ASE bit have the same
value, the asynchronous schedule is either enabled (1) or disabled (0).
Periodic Schedule Status: Default = 0. This bit reports the current status of the periodic
schedule. If this bit is logic 0, the status of the periodic schedule is disabled. If this bit is logic 1,
the status of the periodic schedule is enabled. The Host Controller is not required to immediately
disable or enable the periodic schedule when software changes PSE (bit 4 in the USBCMD
register). When this bit and the PSE bit have the same value, the periodic schedule is either
enabled (1) or disabled (0).
Reclamation: Default = 0. This is a read-only status bit that is used to detect an empty
asynchronous schedule.
HC Halted: Default = 1. This bit is logic 0 when RS (bit 0 of the USBCMD register) is logic 1. The
Host Controller sets this bit to logic 1 after it has stopped executing because the RS bit is set to
logic 0, either by software or by the Host Controller hardware. For example, on an internal error.
-
Interrupt on Asynchronous Advance: Default = 0. The system software can force the Host
Controller to issue an interrupt the next time the Host Controller advances the asynchronous
schedule by writing logic 1 to IAAD (bit 6 in the USBCMD register). This status bit indicates the
assertion of that interrupt source.
Host System Error: The Host Controller sets this bit when a serious error occurs during a host
system access, involving the Host Controller module. In a PCI system, conditions that set this bit
include PCI parity error, PCI master abort and PCI target abort. When this error occurs, the Host
Controller clears RS (bit 0 in the USBCMD register) to prevent further execution of the scheduled
TDs.
Frame List Rollover: The Host Controller sets this bit to logic 1 when the frame list index rolls
over from its maximum value to zero. The exact value at which the rollover occurs depends on
the frame list size. For example, if the frame list size, as programmed in FLS[1:0] (bits 3 and 2 of
the USBCMD register), is 1024, the Frame Index register rolls over every time bit 13 of the
FRINDEX register toggles. Similarly, if the size is 512, the Host Controller sets this bit to logic 1
every time bit 12 of the FRINDEX register toggles.
Port Change Detect: The Host Controller sets this bit to logic 1 when any port (where PO (bit 13
of PORTSC) is cleared) changes to logic 1, or FPR (bit 6 of PORTSC) changes to logic 1 as a
result of a J-K transition detected on a suspended port. This bit is allowed to be maintained in the
auxiliary power well. Alternatively, it is also acceptable that on a D3-to-D0 transition of the EHCI
Host Controller device, this bit is loaded with the logical OR of all of the PORTSC change bits,
including force port resume, overcurrent change, enable or disable change, and connect status
change.
completing a USB transaction. For example, error counter underflow. If the Transfer Descriptor
(TD) on which the error interrupt occurred also had its IOC bit set, both this bit and the USBINT
bit are set. For details, refer to Enhanced Host Controller Interface Specification for Universal
Serial Bus Rev. 1.0 .
Rev. 02 — 15 March 2007
HS USB PCI Host Controller
© NXP B.V. 2007. All rights reserved.
ISP1563
72 of 102