XIO2000AI TAOS [TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS], XIO2000AI Datasheet - Page 31

no-image

XIO2000AI

Manufacturer Part Number
XIO2000AI
Description
PCI Express to PCI Bus Translation Bridge
Manufacturer
TAOS [TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XIO2000AIZHH
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
XIO2000AIZZZ
Manufacturer:
Texas Instruments
Quantity:
10 000
April 2007 Revised October 2008
PAR
PERR
PME
REQ5
REQ4
REQ3
REQ2
REQ1
REQ0
PRST
SERR
STOP
TRDY
RSVD
RSVD
RSVD
SIGNAL
SIGNAL
T08, T10, T11,
GZZ/ZZZ
N15, N16,
U12, U13,
U14, U15,
D16, D17,
P16, R08,
U09, U11,
P17, R09,
T12, T14,
T15, T17,
BALL #
GZZ/ZZZ
T09, U10
BALL #
M15
C10
C09
U03
G03
E02
F03
B13
B12
B11
B08
E01
F02
U16
R16
BALL #
ZHC
D03
C01
M14
C09
D02
B12
B11
B09
B08
B07
P01
E03
F03
K12, L07, L12,
P10, P13, P14
M10, M11,
M13, N06,
M07, N07,
N08, N09,
N10, N11,
D12, D14,
P05, P06,
P08, P09,
N14, P07
BALL #
ZHC
N12
Table 2−10. PCI System Terminals (Continued)
BALL #
ZHH
D02
D03
C09
D01
L12
A12
A11
A10
A08
B07
P01
E03
E01
L07, L10, L14,
P11, P12, P14
Table 2−11. Reserved Terminals
M06, M12,
M13, N06,
N08, N09,
N10, N11,
D13, D14,
M14, P07,
P06, P08,
P09, P10,
M07, N07
BALL #
TYPE
ZHH
N14
I/O
I/O
I/O
I/O
I/O
I/O
O
I
I
CMOS
CELL
TYPE
Bus
Bus
Bus
Bus
Bus
Bus
Bus
PCI
PCI
PCI
PCI
PCI
PCI
PCI
LV
TYPE
I/O
O
I
I
V DD_33_
COMBIO
CLAMP
V CCP
V CCP
V CCP
V CCP
V CCP
V CCP
V CCP
RAIL
Reserved, do not connect to external signals.
Must be connected to V DD_33 .
Must be connected to V SS .
EXTERNAL
If unused, a
weak pullup
resistor per
resistor per
resistor per
resistor per
resistor per
resistor per
PCI spec
PCI spec
PCI spec
PCI spec
PCI spec
PCI spec
PARTS
Pullup
Pullup
Pullup
Pullup
Pullup
PCI bus parity
PCI parity error
PCI power management event. This
terminal may be used to detect PME
events from a PCI device on the
secondary bus.
Note: The PME input buffer has
hysteresis.
PCI request inputs. These signals are
used for arbitration on the secondary PCI
bus when an external arbiter is not used.
REQ0 is used as the GNT for the bridge
when an external arbiter is used.
PCI reset. This terminal is an output to
the secondary PCI bus.
PCI system error
PCI stop
PCI target ready
DESCRIPTION
DESCRIPTION
SCPS155C
Introduction
21

Related parts for XIO2000AI