XIO2000AI TAOS [TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS], XIO2000AI Datasheet - Page 33

no-image

XIO2000AI

Manufacturer Part Number
XIO2000AI
Description
PCI Express to PCI Bus Translation Bridge
Manufacturer
TAOS [TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XIO2000AIZHH
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
XIO2000AIZZZ
Manufacturer:
Texas Instruments
Quantity:
10 000
April 2007 Revised October 2008
GPIO5 //
SDA
GPIO6
GPIO7
GRST
LOCK
M66EN
SERIRQ
SIGNAL
BALL
GZZ
ZZZ
T07
U07
U08
N17
U04
R01
T04
BALL
ZHC
N05
M06
M01
N03
P02
L06
L13
Table 2−12. Miscellaneous Terminals (Continued)
BALL
ZHH
M05
M01
N05
P02
N03
L06
L13
TYPE
I/O
I/O
I/O
I/O
I/O
I/O
I
I
CMOS
CMOS
CMOS
CMOS
CELL
TYPE
Bus
Bus
Bus
PCI
PCI
PCI
LV
LV
LV
LV
V DD_33_
COMBIO
V DD_33
V DD_33
V DD_33
CLAMP
V CCP
V CCP
V CCP
RAIL
EXTERNAL
resistor per
resistor per
PCI spec
PCI spec
Pullup or
Pulldown
Pullup or
pulldown
PARTS
resistor
resistor
Pullup
Pullup
GPIO5 or serial-bus data. This terminal
functions as serial-bus data if a pullup
resistor is detected on SDA. If a pulldown
resistor is detected on SDA, this terminal
functions as GPIO5.
Note: In serial-bus mode, an external
pullup resistor is required to prevent the
SDA signal from floating.
General-purpose I/O 6. This terminal
functions as a GPIO controlled by bit 6
(GPIO6_DIR) in the GPIO control register
(see Section 4.59).
Note: This terminal has an internal active
pullup resistor.
General-purpose I/O 7. This terminal
functions as a GPIO controlled by bit 7
(GPIO7_DIR) in the GPIO control register
(see Section 4.59).
Note: This terminal has an internal active
pullup resistor.
Global reset input. Asynchronously resets
all logic in device, including sticky bits and
power management state machines.
Note: The GRST input buffer has both
hysteresis and an internal active pullup.
This terminal functions as PCI LOCK when
bit 12 (LOCK_EN) is set in the general
control register (see Section 4.65).
Note: In lock mode, an external pullup
resistor is required to prevent the LOCK
signal from floating.
66-MHz mode enable
0 = Secondary PCI bus and clock outputs
operate at 33 MHz
1 = Secondary PCI bus and clock outputs
operate at 66 MHz
Note: If the PCI bus clock is always 33
MHz, then this terminal is connected to
V SS .
Note: The XIO2000AI industrial
temperature device does not support 66
MHz operation so for the XIO2000AI, this
pin must be grounded for proper operation.
Serial IRQ interface. This terminal
functions as a serial IRQ interface if a
pullup is detected when PERST is
deasserted. If a pulldown is detected, then
the serial IRQ interface is disabled.
DESCRIPTION
SCPS155C
Introduction
23

Related parts for XIO2000AI