XIO2000AI TAOS [TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS], XIO2000AI Datasheet - Page 83

no-image

XIO2000AI

Manufacturer Part Number
XIO2000AI
Description
PCI Express to PCI Bus Translation Bridge
Manufacturer
TAOS [TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XIO2000AIZHH
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
XIO2000AIZZZ
Manufacturer:
Texas Instruments
Quantity:
10 000
4.51 Device Status Register
April 2007 Revised October 2008
15:6
BIT
BIT
3
2
1
0
5
4
3
2
1
0
The device status register provides PCI Express device specific information to the system. See Table 4−27
for a complete description of the register contents.
RESET STATE
BIT NUMBER
FIELD NAME
FIELD NAME
PCI register offset:
Register type:
Default value:
NFERE
URRE
CERE
RSVD
PEND
FERE
NFED
URD
CED
APD
FED
ACCESS
ACCESS
Table 4−26. Device Control Register Description (Continued)
15
0
RCU
RCU
RCU
RCU
RW
RW
RW
RW
RU
RU
R
14
0
Table 4−27. Device Status Register Description
Unsupported request reporting enable. If this bit is set, then the bridge sends an ERR_NONFATAL
message to the root complex when an unsupported request is received.
Fatal error reporting enable. If this bit is set, then the bridge is enabled to send ERR_FATAL
messages to the root complex when a system error event occurs.
Nonfatal error reporting enable. If this bit is set, then the bridge is enabled to send
ERR_NONFATAL messages to the root complex when a system error event occurs.
Correctable error reporting enable. If this bit is set, then the bridge is enabled to send ERR_COR
messages to the root complex when a system error event occurs.
Reserved. Returns 00 0000 0000b when read.
Transaction pending. This bit is set when the bridge has issued a nonposted transaction that has
not been completed.
AUX power detected. This bit indicates that AUX power is present.
Unsupported request detected. This bit is set by the bridge when an unsupported request is
received.
Fatal error detected. This bit is set by the bridge when a fatal error is detected.
Nonfatal error detected. This bit is set by the bridge when a nonfatal error is detected.
Correctable error detected. This bit is set by the bridge when a correctable error is detected.
0 = Do not report unsupported requests to the root complex (default)
1 = Report unsupported requests to the root complex
0 = Do not report fatal errors to the root complex (default)
1 = Report fatal errors to the root complex
0 = Do not report nonfatal errors to the root complex (default)
1 = Report nonfatal errors to the root complex
0 = Do not report correctable errors to the root complex (default)
1 = Report correctable errors to the root complex
0 = No AUX power detected
1 = AUX power detected
13
0
9Ah
Read-only
0000h
12
0
11
0
10
0
9
0
8
0
DESCRIPTION
DESCRIPTION
7
0
6
0
5
0
Classic PCI Configuration Space
4
0
3
0
SCPS155C
2
0
1
0
0
0
73

Related parts for XIO2000AI