KFM2G16Q2M-DEB5 SAMSUNG [Samsung semiconductor], KFM2G16Q2M-DEB5 Datasheet - Page 74

• Manufacturer Part Number: KFM2G16Q2M-DEB5
• Description: MuxOneNAND FLASH MEMORY
• Manufacturer: SAMSUNG [Samsung semiconductor]

A/DQ15
A/DQ0:
MuxOneNAND1G(KFM1G16Q2M-DEB5)
MuxOneNAND2G(KFN2G16Q2M-DEB5)
3.7.2.3 Programmable Burst Read Latency Operation
Upon power up, the number of initial clock cycles from Valid Address (/AVD) to initial data defaults to four clocks.
The number of clock cycles (n) which are inserted after the clock which is latching the address. The host can read the first data with
the (n+1)th rising edge.
The number of total initial access cycles is programmable from three to seven cycles. After the number of programmed burst clock
cycles is reached, the rising edge of the next clock cycle triggers the next burst data.
Four Clock Burst Read Latency (default condition)
3.7.3
The handshaking feature allows the host system to simply monitor the RDY signal from the device to determine
when the initial word of burst data is ready to be read.
To set the number of initial cycles for optimal burst mode, the host should use the programmable burst read latency configuration (see
Section 2.8.19, "System Configuration1 Register").
The rising edge of RDY which is derived at the same cycle of data fetch clock indicates the initial word of valid burst data.
RDY
CLK
AVD
OE
CE
Hi-Z
Handshaking Operation
Address
Valid
-1
See Timing Diagrams 6.1 and 6.2
0
1
t
2
IAA
t
RDYA
3
D6
4
t
Rising edge of the clock cycle following last read latency
triggers next burst data
RDYS
74
D7
t
BA
D0
D1
D2
FLASH MEMORY
D3
D7
D0
Hi-Z