D13007VX13V Renesas Electronics America, D13007VX13V Datasheet - Page 130

• Manufacturer Part Number: D13007VX13V
• Description: MCU 3V 0K 100-TQFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8/300Hr

Specifications of D13007VX13V

• Core Processor: H8/300H
• Core Size: 16-Bit
• Speed: 13MHz
• Connectivity: SCI, SmartCard
• Peripherals: DMA, PWM, WDT
• Number Of I /o: 35
• Program Memory Type: ROMless
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 8x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 100-TQFP, 100-VQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -

5. Interrupt Controller
Figure 5.5 shows the transitions among the above states.
Figure 5.6 is a flowchart showing how interrupts are accepted when UE = 0.
• If an interrupt condition occurs and the corresponding interrupt enable bit is set to 1, an
• When the interrupt controller receives one or more interrupt requests, it selects the highest-
• The interrupt controller checks the I bit. If the I bit is cleared to 0, the selected interrupt request
• When an interrupt request is accepted, interrupt exception handling starts after execution of the
• In interrupt exception handling, PC and CCR are saved to the stack area. The PC value that is
• The I and UI bits are set to 1 in CCR, masking all interrupts except NMI.
• The vector address of the accepted interrupt is generated, and the interrupt service routine
Rev.5.00 Sep. 12, 2007 Page 100 of 764
REJ09B0396-0500
interrupt request is sent to the interrupt controller.
priority request, following the IPR interrupt priority settings, and holds other requests pending.
If two or more interrupts with the same IPR setting are requested simultaneously, the interrupt
controller follows the priority order shown in table 5.3.
is accepted regardless of its IPR setting, and regardless of the UI bit. If the I bit is set to 1 and
the UI bit is cleared to 0, only NMI and interrupts with priority level 1 are accepted; interrupt
requests with priority level 0 are held pending. If the I bit and UI bit are both set to 1, interrupt
requests are held pending.
current instruction has been completed.
saved indicates the address of the first instruction that will be executed after the return from the
interrupt service routine.
starts executing from the address indicated by the contents of the vector address.
a.
All interrupts are
unmasked
Figure 5.5 Interrupt Masking State Transitions (Example)
I
←
0
Exception handling,
or I
←
1, UI
c.
All interrupts are
masked except NMI
←
I
1
←
I
←
1, UI
0
←
0
UI
←
0
b.
Only NMI, IRQ , and
IRQ are unmasked
Exception handling,
or UI
3
←
1
2