HD64F2166VTE33 Renesas Electronics America, HD64F2166VTE33 Datasheet - Page 602

IC H8S MCU FLASH 512K 144-TQFP

HD64F2166VTE33

Manufacturer Part Number
HD64F2166VTE33
Description
IC H8S MCU FLASH 512K 144-TQFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2100r
Datasheets

Specifications of HD64F2166VTE33

Core Processor
H8S/2000
Core Size
16-Bit
Speed
33MHz
Connectivity
I²C, IrDA, LPC, SCI, SmartCard
Peripherals
POR, PWM, WDT
Number Of I /o
106
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
40K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
144-TQFP, 144-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2166VTE33V
Manufacturer:
Renesas
Quantity:
200
Part Number:
HD64F2166VTE33V
Manufacturer:
ON
Quantity:
75
Part Number:
HD64F2166VTE33V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD64F2166VTE33V
Quantity:
120
16.3.23 BT Control Register (BTCR)
BTCR is one of the registers used to implement BT mode. The BTCR register contains bits used
in transfer cycle handshaking, and those indicating the completion of data transfer to the buffer.
Rev. 3.00, 03/04, page 560 of 830
Bit Bit Name
7
6
5
B_BUSY
H_BUSY
OEM0
1
0
0
Initial Value Slave Host
R/W
R
R/W
R/W
R
(W)*
R/(W)*
3
4
Description
BT Write Transfer Busy Flag
Read-only bit from the host. Indicates that the
BTDTR buffer is being used for BT write transfer
(write transfer is in progress.)
0: Indicates waiting for BT write transfer
1: Indicates that the BTDTR buffer is being used
BT Read Transfer Busy Flag
This is a set/clear bit from the host. Indicates that
the BTDTR buffer is being used for BT read
transfer (read transfer is in progress.)
0: Indicates waiting for BT read transfer
[Clearing condition]
When the host writes a 1 while H_BUSY is set to
1.
1: Indicates that the BTDTR buffer is being used
[Setting condition]
When the host writes a 1 while H_BUSY is set to
0.
User defined bit
This bit is defined by the user, and validated only
when set to 1 by a 0 written from the host.
0: [Clearing condition]
1: [Setting condition]
When the slave writes a 0 after a 1 has been
read from OEM0.
When the slave writes a 1, after a 0 has been
read from OEM0, or when the host writes a 0.

Related parts for HD64F2166VTE33