UPD78F1201MC-CAB-AX Renesas Electronics America, UPD78F1201MC-CAB-AX Datasheet - Page 825

• Manufacturer Part Number: UPD78F1201MC-CAB-AX
• Description: MCU 16BIT 78K0R/LX3 30-SSOP
• Manufacturer: Renesas Electronics America
• Series: 78K0R/Ix3r

Specifications of UPD78F1201MC-CAB-AX

• Core Processor: 78K/0R
• Core Size: 16-Bit
• Speed: 40MHz
• Connectivity: 3-Wire SIO, I²C, LIN, UART/USART
• Peripherals: DMA, LVD, POR, PWM, WDT
• Number Of I /o: 21
• Program Memory Size: 16KB (16K x 8)
• Program Memory Type: FLASH
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 6x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

Remark
(6) Operation when arbitration loss occurs (no communication after arbitration loss)
Remark
ST
1: IICS = 0110×010B
2: IICS = 0010×110B
3: IICS = 0010×100B
4: IICS = 0010××00B
5: IICS = 00000001B
ST
1: IICS = 01000110B
2: IICS = 00000001B
When the device is used as a master in a multi-master system, read the MSTS bit each time interrupt request
signal INTIICA has occurred to check the arbitration result.
(a) When arbitration loss occurs during transmission of slave address data (when WTIM = 1)
AD6 to AD0 R/W ACK
AD6 to AD0 R/W ACK
(ii) When WTIM = 1
×:
: Always generated
: Generated only when SPIE = 1
: Always generated
: Generated only when SPIE = 1
Don’t care
1
1
2
D7 to D0
D7 to D0
CHAPTER 14 SERIAL INTERFACE IICA
User’s Manual U19678EJ1V1UD
ACK
ACK
3
D7 to D0
D7 to D0
ACK
ACK
4
SP
SP
5
2
823