UPD70F3737GC-UEU-AX Renesas Electronics America, UPD70F3737GC-UEU-AX Datasheet - Page 705

• Manufacturer Part Number: UPD70F3737GC-UEU-AX
• Description: MCU 32BIT V850ES/JX3-L 100-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3-Lr

Specifications of UPD70F3737GC-UEU-AX

• Package / Case: *
• Voltage - Supply (vcc/vdd): 2.2 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Speed: 20MHz
• Number Of I /o: 84
• Core Processor: RISC
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Program Memory Size: 128KB (128K x 8)
• Data Converters: A/D 12x10b, D/A 2x8b
• Oscillator Type: Internal
• Peripherals: DMA, LVD, PWM, WDT
• Connectivity: CSI, EBI/EMI, I²C, UART/USART
• Core Size: 32-Bit
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

21.6 STOP Mode/Low-Voltage STOP Mode
21.6.1 Setting and operation status
to 1 in the normal operation mode. The low-voltage STOP mode is set by setting the PSMR.PSM1 and PSMR.PSM0
bits to 01 or 11 and setting the PSC.STP bit to 1 after setting the REGOVL0 register to 01H in normal operation mode.
the CPU and the on-chip peripheral functions is stopped.
retained. Clock supply to the CPU and the on-chip peripheral functions is stopped, but the subclock oscillator
continues operating. In the STOP mode, CSIBn and UARTA0 that can operate with the external clock continue
operating. In the low-voltage STOP mode, stop supply of the external clock to CSIBn and UARTA0 (n = 0 to 4).
voltage STOP mode.
lower than the IDLE2 mode. If the subclock oscillator, internal oscillator, low-voltage detector (LVI), and external clock
are not used, the power consumption can be minimized with only leakage current flowing.
lowered.
The STOP mode is set by setting the PSMR.PSM1 and PSMR.PSM0 bits to 01 or 11 and setting the PSC.STP bit
In the STOP mode, the subclock oscillator continues operating but the main clock oscillator stops. Clock supply to
As a result, program execution stops, and the contents of the internal RAM before the STOP mode was set are
Table 21-8 shows the operating status in the STOP mode and Table 21-9 shows the operating status in the low-
Because the STOP mode stops operation of the main clock oscillator, it reduces the power consumption to a level
The power consumption decreases further in the low-voltage STOP mode because the voltage of the regulator is
Be sure to set the low-voltage STOP mode in the following procedure.
(1) Procedure for setting “normal mode” → “low-voltage STOP mode”
Make the following setting in the normal operation mode (while the main clock is operating).
<1> Stop the functions that are specified to be stopped in Table 21-9 Operating Status in Low-Voltage
<2> Disable the DMA operation.
<3> • Disable the maskable interrupt by the DI instruction.
<4> Write C9H (enabling data) to the REGPR register.
<5> Write 01H to the REGOVL0 register.
<6> Write 00H (protection data) to the REGPR register.
<7> As necessary, enable the maskable interrupt, NMI interrupt, or INTWDT2 interrupt by the EI instruction
<8> Set the STOP mode.
STOP Mode.
Be especially sure to stop the following functions, because they are signals from external sources.
• Stop the SCKBn input clock when the SCKBn input clock to CSIBn is selected (n = 0 to 4).
• Stop the ASCKA0 input clock when the ASCKA0 input clock to UARTA0 is selected.
• Disable the NMI interrupt (INTF02 = 0, INTR02 = 0).
• Create a status in which the INTWDT2 signal is not generated (stop watchdog timer 2 or set a mode
At this time, the output voltage of the regulator is at the normal level.
(restore the settings <2> and <3>, above).
In the STOP mode, the output voltage of the regulator drops, decreasing the current consumption to an
extremely low level.
other than the INTWDT2 mode. Create a status in which the INTWDT2 signal is not generated
immediately after watchdog timer 2 has been cleared).
PSMR.PSM1, PSMR.PSM0 bits = 01 or 11
PSC.STP bit = 1
CHAPTER 21 STANDBY FUNCTION
Preliminary User’s Manual U18953EJ1V0UD
705