M30260F6AGP#D5 Renesas Electronics America, M30260F6AGP#D5 Datasheet - Page 190

IC M16C MCU FLASH 48K 48-LQFP

M30260F6AGP#D5

Manufacturer Part Number
M30260F6AGP#D5
Description
IC M16C MCU FLASH 48K 48-LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/Tiny/26r
Datasheet

Specifications of M30260F6AGP#D5

Core Processor
M16C/60
Core Size
16-Bit
Speed
20MHz
Connectivity
I²C, IEBus, SIO, UART/USART
Peripherals
DMA, PWM, Voltage Detect, WDT
Number Of I /o
39
Program Memory Size
48KB (48K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
48-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30260F6AGP#D5M30260F6AGP#D3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30260F6AGP#D5M30260F6AGP#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30260F6AGP#D5M30260F6AGP#U3A
Manufacturer:
RENESAS
Quantity:
5 000
Company:
Part Number:
M30260F6AGP#D5M30260F6AGP#U3A
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30260F6AGP#D5M30260F6AGP#U3A
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
R
R
M
e
E
1
. v
J
6
Figure 13.1.4.1.1.1. Transmission and Reception Timing in Master Mode (Internal Clock)
0
C
2
9
0 .
B
2 /
0
0
13.1.4.1.1 Master (Internal Clock)
13.1.4.1.2 Slave (External Clock)
6
13.1.4.1 Clock Phase Setting Function
2
A
0
One of four combinations of transfer clock phases and polarities can be selected using the CKPH bit
in the U2SMR3 register and the CKPOL bit in the U2C0 register.
Make sure the transfer clock polarity and phase are the same for the master and slave to communi-
cate.
Figure 13.1.4.1.1.1 shows the transmission and reception timing in master (internal clock).
Figure 13.1.4.1.2.1 shows the transmission and reception timing (CKPH=0) in slave (external clock)
while Figure 13.1.4.1.2.2 shows the transmission and reception timing (CKPH=1) in slave (external
clock).
F
2
e
G
0 -
b
o r
1 .
2
0
, 5
u
0
Data input timing
Clock output
(CKPOL=0, CKPH=0)
Clock output
(CKPOL=1, CKPH=0)
Clock output
(CKPOL=0, CKPH=1)
Clock output
(CKPOL=1, CKPH=1)
Data output timing
p
2
0
(
M
0
7
1
6
C
page 171
2 /
6
, A
M
1
f o
6
"H"
"L"
"H"
"L"
"H"
"L"
"H"
"L"
"H"
"L"
C
3
2
2 /
9
6
, B
D
M
0
1
6
C
2 /
D
1
6
) T
D
2
D
3
D
4
D
5
D
6
D
7
13. Serial I/O

Related parts for M30260F6AGP#D5