M30260F6AGP#D5 Renesas Electronics America, M30260F6AGP#D5 Datasheet - Page 91

IC M16C MCU FLASH 48K 48-LQFP

M30260F6AGP#D5

Manufacturer Part Number
M30260F6AGP#D5
Description
IC M16C MCU FLASH 48K 48-LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/Tiny/26r
Datasheet

Specifications of M30260F6AGP#D5

Core Processor
M16C/60
Core Size
16-Bit
Speed
20MHz
Connectivity
I²C, IEBus, SIO, UART/USART
Peripherals
DMA, PWM, Voltage Detect, WDT
Number Of I /o
39
Program Memory Size
48KB (48K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
48-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30260F6AGP#D5M30260F6AGP#D3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30260F6AGP#D5M30260F6AGP#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30260F6AGP#D5M30260F6AGP#U3A
Manufacturer:
RENESAS
Quantity:
5 000
Company:
Part Number:
M30260F6AGP#D5M30260F6AGP#U3A
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30260F6AGP#D5M30260F6AGP#U3A
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
R
R
M
e
E
1
. v
J
Figure 9.4.3.1. Stack Status Before and After Acceptance of Interrupt Request
6
0
9.4.3 Saving Registers
2
C
9
0 .
B
2 /
In the interrupt sequence, the FLG register and PC are saved to the stack.
At this time, the 4 high-order bits of the PC and the 4 high-order (IPL) and 8 low-order bits in the FLG
register, 16 bits in total, are saved to the stack first. Next, the 16 low-order bits of the PC are saved. Figure
9.4.3.1 shows the stack status before and after an interrupt request is accepted.
The other necessary registers must be saved in a program at the beginning of the interrupt routine. Use
the PUSHM instruction, and all registers except SP can be saved with a single instruction.
0
0
Address
6
2
A
0
F
m – 4
m – 3
m – 2
m – 1
m + 1
Stack status before interrupt request
is acknowledged
m
2
e
G
0 -
b
MSB
o r
1 .
2
0
, 5
u
0
p
Content of previous stack
Content of previous stack
2
0
(
M
0
7
1
6
C
Stack
page 72
2 /
6
, A
M
1
f o
6
LSB
C
3
2
2 /
9
6
, B
[SP]
SP value before
interrupt request is
accepted.
M
1
6
C
2 /
6
) T
Address
m – 4
m – 3
m – 2
m – 1
m
m + 1
Stack status after interrupt request
is acknowledged
MSB
Content of previous stack
Content of previous stack
FLG
H
Stack
FLG
PC
PC
M
L
L
PC
H
LSB
[SP]
New SP value
9. Interrupt

Related parts for M30260F6AGP#D5