M30260F6AGP#D5 Renesas Electronics America, M30260F6AGP#D5 Datasheet - Page 230

• Manufacturer Part Number: M30260F6AGP#D5
• Description: IC M16C MCU FLASH 48K 48-LQFP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M16C/Tiny/26r

Specifications of M30260F6AGP#D5

• Core Processor: M16C/60
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: I²C, IEBus, SIO, UART/USART
• Peripherals: DMA, PWM, Voltage Detect, WDT
• Number Of I /o: 39
• Program Memory Size: 48KB (48K x 8)
• Program Memory Type: FLASH
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 12x10b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 48-LQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

R
R
M
e
E
14.2 Resolution Select Function
14.3 Sample and Hold
14.4 Power Consumption Reducing Function
1
. v
J
6
0
C
2
9
0 .
2 /
B
The BITS bit in the ADCON1 register determines the resolution. When the BITS bit is set to “1” (10-bit
precision), the A/D conversion result is stored into bits 0 to 9 in the A/D register i (i=0 to 7). When the BITS
bit is set to “0” (8-bit precision), the A/D conversion result is stored into bits 0 to 7 in the ADi register.
When the SMP bit in the ADCON 2 register is set to “1” (with the sample and hold function), A/D conver-
sion rate per pin increases to 28
sample and hold function is available in one-shot mode, repeat mode, single sweep mode, repeat sweep
mode 0 and repeat sweep mode 1. In these modes, start A/D conversion after selecting whether the
sample and hold circuit is to be used or not. In simultaneous sample sweep mode, delayed trigger mode
0 or delayed trigger mode 1, set to use the Sample and Hold function before starting A/D conversion.
When the A/D converter is not used, the VCUT bit in the ADCON1 register isolates the resistor ladder of
the A/D converter from the reference voltage input pin (V
off any current flow into the resistor ladder from the V
When using the A/D converter, set the VCUT bit to “1” (V
ADCON0 register to “1” (A/D conversion started). Do not set the ADST bit and VCUT bit to “1” simulta-
neously, nor set the VCUT bit to “0” (V
0
0
6
2
A
0
F
2
e
G
0 -
b
o r
1 .
2
0
u
, 5
0
p
2
(
0
M
0
7
1
6
C
page 211
2 /
6
, A
M
1
f o
6
C
3
2
2 /
9
6
, B
AD
M
cycles for 8-bit resolution or 33
1
REF
6
C
2 /
unconnected) during A/D conversion.
6
) T
REF
REF
REF
pin.
connected) before setting the ADST bit in the
). Power consumption is reduced by shutting
AD
cycles for 10-bit resolution. The
14. A/D Converter