XRT84L38IB Exar Corporation, XRT84L38IB Datasheet - Page 37

• Manufacturer Part Number: XRT84L38IB
• Description: Network Controller & Processor ICs 8 Ch T1/E1 Framer
• Manufacturer: Exar Corporation

Specifications of XRT84L38IB

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

REV. 1.0.1
RECEIVE SERIAL DATA OUTPUT
(Framer Channel Number indicated by _n)
S
RxSerClk_0
RxSerClk_1
RxSerClk_2
RxSerClk_3
RxSerClk_4
RxSerClk_5
RxSerClk_6
RxSerClk_7
IGNAL
N
AME
AF25
AD15
P
AD7
A17
E23
U24
B2
B9
IN
#
I or O
T
YPE
Receive Serial Clock Signal—Receive Framer_n:
This signal is used by the Receive payload data output Interface, to latch the
contents of the RxSer_n signal out from the Octal T1/E1/J1 Framer IC.
Framer_n can use either the rising edge or the falling edge of RxSerClk_n sig-
nal to latch the received DS1 payload data out. Depending on configurations of
Framer_n. RxSerClk_n can either be an input or an output.
DS1 Mode:
Receive Back-plane Interface-1.544 MHz Clock Mode
If RxMUXEN = 0 and RxIMODE[1:0] = 00 in Receive interface control register,
Receive back-plane interface of Framer_n is presenting data at a rate of 1.544
Mbit/s. This pin is configured to be an Input if the Slip Buffer associated with
Framer_n is enabled. Conversely, this pin will be configured to be an Output if
the "Slip-Buffer" is "by-passed".
Receive Back-plane Interface-MVIP, 2.048 MHz Clock Mode
If RxMUXEN = 0 and RxIMODE[1:0] = 01 in Receive interface control register,
Receive back-plane interface of Framer_n is presenting data at a rate of 2.048
Mbit/s. The RxSerClk_n signal will be an Input clock signal running at 2.048
MHz.
Receive Back-plane Interface-4.096 MHz Clock Mode
If RxMUXEN = 0 and RxIMODE[1:0] = 10 in Receive interface control register,
Receive back-plane interface of Framer_n is presenting data at a rate of 4.096
Mbit/s. The RxSerClk_n signal will be an Input clock signal running at 4.096
MHz.
Receive Back-plane Interface-8.192 MHz Clock Mode
If RxMUXEN = 0 and RxIMODE[1:0] = 11 in Receive interface control register,
Receive back-plane interface of Framer_n is presenting data at a rate of 8.192
Mbit/s. The RxSerClk_n signal will be an Input clock signal running at 8.192
MHz.
Receive Back-plane Interface-Multiplexed at 12.352 MHz Clock Mode
If RxMUXEN = 1 and RxIMODE[1:0] = 00 in Receive interface control register,
Receive back-plane interface of Framer_n is presenting multiplexed data at a
rate of 12.352 Mbit/s. RxSerClk_0 and RxSerClk_4 signals will be Input clock
signals running at 12.352 MHz. RxSerClk_1, 2, 3 and RxSerClk_5, 6, 7 signals
are not required. Received DS1 Payload data of Channel 0, 1, 2 and 3 are mul-
tiplexed and latched out from Receive back-plane interface using clock edge of
RxSerClk_0 via RxSer_0 output pin. Receive DS1 Payload data of Channel 4,
5, 6 and 7 are multiplexed and latched out from Receive back-plane interface
using clock edge of RxSerClk_4 via RxSer_4 output pin.
17
D
ESCRIPTION
OCTAL T1/E1/J1 FRAMER
XRT84L38