EP1AGX20CF484C6N Altera, EP1AGX20CF484C6N Datasheet - Page 151

IC ARRIA GX FPGA 20K 484FBGA

EP1AGX20CF484C6N

Manufacturer Part Number
EP1AGX20CF484C6N
Description
IC ARRIA GX FPGA 20K 484FBGA
Manufacturer
Altera
Series
Arria GXr
Datasheet

Specifications of EP1AGX20CF484C6N

Number Of Logic Elements/cells
21580
Number Of Labs/clbs
1079
Total Ram Bits
1229184
Number Of I /o
230
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Family Name
Arria™ GX
Number Of Logic Blocks/elements
21580
# I/os (max)
230
Process Technology
CMOS
Operating Supply Voltage (typ)
1.2V
Logic Cells
21580
Ram Bits
1229184
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
484
Package Type
FC-FBGA
No. Of Macrocells
21580
Family Type
Arria GX
No. Of I/o's
230
Operating Frequency Max
622.08MHz
Operating Temperature Range
0°C To +85°C
Logic Case Style
BGA
No. Of Pins
484
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Other names
544-2395

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1AGX20CF484C6N
Manufacturer:
ALTERA
Quantity:
672
Part Number:
EP1AGX20CF484C6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1AGX20CF484C6N
Manufacturer:
ALTERA
Quantity:
8 000
Part Number:
EP1AGX20CF484C6N
Manufacturer:
ALTERA
0
Part Number:
EP1AGX20CF484C6N
Manufacturer:
ALTERA
Quantity:
40
Chapter 4: DC and Switching Characteristics
I/O Timing Model
Table 4–44. Output Timing Measurement Methodology for Output Pins
© December 2009 Altera Corporation
1.8-V differential HSTL Class II
LVDS
LVPECL
Notes to
(1) Input measurement point at internal node is 0.5 V
(2) Output measuring point for V
(3) Input stimulus edge rate is 0 to V
(4) Less than 50-mV ripple on V
(5) V
CCPD
Table
= 2.97 V, less than 50-mV ripple on V
I/O Standard
4–44:
Figure 4–8
enable timing.
Figure 4–8. Measurement Setup for t
Note to
(1) V
CCIO
CCINT
MEAS
Figure
and V
CC
is 1.12 V for this measurement.
at buffer output is 0.5 V
in 0.2 ns (internal signal) from the driver preceding the I/O buffer.
OE
Din
Din
OE
and
CCPD
4–8:
, V
CCIO
Figure 4–9
CCINT
R
and V
S
CCINT
(
= 1.15 V with less than 30-mV ripple.
)
CCPD
.
, V
CCIO
R
show the measurement setup for output disable and output
100
100
D
CCINT
.
(
)
Loading and Termination
= 1.15 V.
xz
t
100 Ω
t
100 Ω
XZ
XZ
R
, Driving High to Tristate
Dout
T
Dout
, Driving Low to Tristate
25
(Note 1)
(
)
Dout
Dout
Din
(Note
OE
OE
Din
1.660
2.325
3.135
V
(V)
CCIO
Enable
Enable
1), (2),
V
0.790
TT
Disable
Disable
(3)
(V)
½ V
½ V
t
CCINT
t
hz
CCINT
lz
Arria GX Device Handbook, Volume 1
C
L
(pF)
0
0
0
100 mv
100 mv
Measurement
V
“1”
GND
CCIO
“0”
V
MEAS
1.1625
1.5675
Point
0.83
(V)
4–29

Related parts for EP1AGX20CF484C6N