MC68MH360ZP33L Freescale Semiconductor, MC68MH360ZP33L Datasheet - Page 223

IC MPU 32BIT QUICC 357-PBGA

MC68MH360ZP33L

Manufacturer Part Number
MC68MH360ZP33L
Description
IC MPU 32BIT QUICC 357-PBGA
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MC68MH360ZP33L

Processor Type
M683xx 32-Bit
Speed
33MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
357-PBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68MH360ZP33L
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
MC68MH360ZP33L
Manufacturer:
MOTOLOLA
Quantity:
672
Part Number:
MC68MH360ZP33L
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68MH360ZP33L
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68MH360ZP33LR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
When IPIPE1 is low during a clock cycle, it indicates the use of data from IRB on that clock
cycle. IPIPE1 should be sampled by the user on the falling edge of CLKO1. Regardless of
the presence of valid data in IRA or IRL, the contents of IRB are invalidated when IPIPE1 is
asserted. If IRA or IRL contain valid data, the data is copied into IRB (IRA/IRL
the IRB stage is revalidated.
When IPIPE0 is low during a clock cycle, it indicates the start of a new instruction and sub-
sequent replacement of data in IRC. This action causes a full advance of the pipeline (IRB
cycle.
Data loaded into IRA and IRL propagates automatically through subsequent empty pipeline
stages. Signals that show the progress of instructions through IRB and IRC are necessary
to accurately monitor pipeline operation. These signals are provided by IRA, IRL and IRB
validity bits. When a pipeline advance occurs, the validity bit of the stage being loaded is set,
and the validity bit of the stage supplying the data is negated.
Because instruction execution is not timed to bus activity, IPIPE1–IPIPE0 are synchronized
with the system clock and not the bus. Figure 5-29 illustrates the timing in relation to the sys-
tem clock.
MOTOROLA
IRC and IRA/IRL
CLKO1
IPIPE1
IPIPE0
INSTRUCTION
IRB
IRA/IRL
START
Figure 5-28. Functional Model of Instruction Pipeline
IRB
IRC
Figure 5-29. Instruction Pipeline Timing Diagram
IRB). IRA and/or IRL is refilled during the next instruction fetch bus
Freescale Semiconductor, Inc.
(31–16)
DATA
For More Information On This Product,
BUS
(15–0)
DATA
BUS
IRA/IRL
LONG WORD
IRB
EXTENSION
MC68360 USER’S MANUAL
USED
Go to: www.freescale.com
IRA/IRL
IRB
R
A
R
L
I
I
EXTENSION
WORDS
R
I
B
OPCODES
RESIDUAL
R
C
I
INSTRUCTION
IRB
IRA/IRL
START
IRB
IRC
IRB), and
CPU32+
5-81

Related parts for MC68MH360ZP33L