MC68MH360ZP33L Freescale Semiconductor, MC68MH360ZP33L Datasheet - Page 582

IC MPU 32BIT QUICC 357-PBGA

MC68MH360ZP33L

Manufacturer Part Number
MC68MH360ZP33L
Description
IC MPU 32BIT QUICC 357-PBGA
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MC68MH360ZP33L

Processor Type
M683xx 32-Bit
Speed
33MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
357-PBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68MH360ZP33L
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
MC68MH360ZP33L
Manufacturer:
MOTOLOLA
Quantity:
672
Part Number:
MC68MH360ZP33L
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68MH360ZP33L
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68MH360ZP33LR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Serial Communication Controllers (SCCs)
LPB—Loopback Operation
SIP—Sample Input Pins
LCW—Late Collision Window
NIB—Number of Ignored Bits
FDE—Full Duplex Ethernet (Bit 0 of PSMR)
7.10.23.18 ETHERNET RECEIVE BUFFER DESCRIPTOR (RX BD). The Ethernet con-
troller uses the Rx BD to report information about the received data for each buffer. Figure
7-71 shows an Ethernet Rx BD example.
7-258
This parameter determines how soon after RENA assertion that the Ethernet controller
should begin looking for the start frame delimiter. In most situations, the user would select
22 bits.
0 = Normal Operation.
1 = Loopback operation. The channel is configured into internal or external loopback
0 = Normal operation.
1 = After the frame is received, the value on the PB15–PB8 pins is sampled and written
0 = The definition of a late collision is any collision that occurs 64 or more bytes from
1 = The definition of a late collision is any collision that occurs 56 or more bytes from
000 = Begin searching for the SFD 13 bits after the assertion of RENA.
001 = Begin searching for the SFD 14 bits after the assertion of RENA.
010 = Begin searching for the SFD 15 bits after the assertion of RENA.
011 = Begin searching for the SFD 16 bits after the assertion of RENA.
100 = Begin searching for the SFD 21 bits after the assertion of RENA.
101 = Begin searching for the SFD 22 bits after the assertion of RENA.
110 = Begin searching for the SFD 23 bits after the assertion of RENA.
111 = Begin searching for the SFD 24 bits after the assertion of RENA.
0 = Disable full duplex ethernet mode.
1 = Enable full duplex ethernet.
operation as determined by the DIAG bits in the GSMR. For external loopback, the
DIAG bits should be configured for normal operation. For internal loopback, the
DIAG bits should be configured for loopback operation.
to the end of the last receive buffer of the frame. This value is called a tag byte. If
the frame is discarded, the Ethernet:tag byte is also discarded.
the preamble.
the preamble.
When this bit is set to 1 the LPB bit must also be set to 1.
Freescale Semiconductor, Inc.
For More Information On This Product,
MC68360 USER’S MANUAL
Go to: www.freescale.com
NOTE
MOTOROLA

Related parts for MC68MH360ZP33L