P60ARM-B Zarlink Semiconductor, Inc., P60ARM-B Datasheet - Page 49
P60ARM-B
Manufacturer Part Number
P60ARM-B
Description
32-bit RISC microprocessor
Manufacturer
Zarlink Semiconductor, Inc.
Datasheet
1.P60ARM-B.pdf
(121 pages)
- Current page: 49 of 121
- Download datasheet (2Mb)
4.8.5 Use of R15 as the base
R15 shall not be used as the base register in any LDM or STM instruction.
4.8.6 Inclusion of the base in the register list
When write-back is specified, the base is written back at the end of the second cycle of the instruction.
During a STM, the first register is written out at the start of the second cycle. A STM which includes storing
the base, with the base as the first register to be stored, will therefore store the unchanged value, whereas
with the base second or later in the transfer order, will store the modified value. A LDM will always
overwrite the updated base if the base is in the list.
4.8.7 Data Aborts
Some legal addresses may be unacceptable to a memory management system, and the memory manager
can indicate a problem with an address by taking the ABORT signal HIGH. This can happen on any
transfer during a multiple register load or store, and must be recoverable if ARM60 is to be used in a virtual
memory system.
The state of the LATEABT control signal does not affect the behaviour of LDM and STM instructions in the
event of a memory abort exception.
Aborts during STM instructions
If the abort occurs during a store multiple instruction, ARM60 takes little action until the instruction
completes, whereupon it enters the data abort trap. The memory manager is responsible for preventing
erroneous writes to the memory. The only change to the internal state of the processor will be the
modification of the base register if write-back was specified, and this must be reversed by software (and the
cause of the abort resolved) before the instruction may be retried.
Aborts during LDM instructions
When ARM60 detects a data abort during a load multiple instruction, it modifies the operation of the
instruction to ensure that recovery is possible.
(i)
(ii)
The data abort trap is taken when the load multiple has completed, and the system software must undo any
base modification (and resolve the cause of the abort) before restarting the instruction.
4.8.8 Instruction Cycle Times
Normal LDM instructions take nS + 1N + 1I and LDM PC takes (n+1)S + 2N + 1I incremental cycles, where
S,N and I are as defined in section 5.1 Cycle types on page 65.
Overwriting of registers stops when the abort happens. The aborting load will not take place but
earlier ones may have overwritten registers. The PC is always the last register to be written and so
will always be preserved.
The base register is restored, to its modified value if write-back was requested. This ensures
recoverability in the case where the base register is also in the transfer list, and may have been
overwritten before the abort occurred.
Instruction Set - LDM, STM
45
Related parts for P60ARM-B
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Microprocessor, 32-Bit Data Bus, 30MHz Processor, 100-QFP
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
A Low Power, General Purpose 32 Bit RISC Microprocessor
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Dual Reference Frequency Selectable Digital PLL with Multiple Clock Outputs for T1/E1 (ITU-T G.812 type IV) and Stratum (3, 4, 4E) Applications
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
PLL, Dual Reference Frequency Selectable Digital PLL with Multiple Clock Outputs
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Framer, Framer Circuit, T1/E1 System Synchronizer
Manufacturer:
Zarlink Semiconductor, Inc.
Part Number:
Description:
Framer, Framer Circuit, T1/E1/OC3 System Synchronizer
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Framer: Framer Circuit: T1/E1/OC3 System Synchronizer
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Framer, Framer Circuit, T1/E1 System Synchronizer with Holdover
Manufacturer:
Zarlink Semiconductor, Inc.
Part Number:
Description:
Dual reference frequency selectable 3.3V Digital PLL with Multiple Clock Outputs for T1/E1 (ITU-T G.812 type IV), Stratum (3, 4, 4E) and STS-3/OC3 Systems
Manufacturer:
Zarlink Semiconductor, Inc.
Part Number:
Description:
Dual Reference Frequency Selectable, 3.3 V Digital PLL with Multiple Clock Outputs for T1/E1 and Stratum 4 and 4E Applications, with Holdover
Manufacturer:
Zarlink Semiconductor, Inc.
Part Number:
Description:
T1/E1/J1 Single Chip Transceiver
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
SMX-Switch, SMX-Switch Matrix Module
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Large Digital Switch
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Switch Fabric, 131.072Mbps Switching Bandwidth, 3.3V Supply Voltage, 120-PBGA
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet:
Part Number:
Description:
Quad Digital Switch
Manufacturer:
Zarlink Semiconductor, Inc.
Datasheet: