UPSD3234AV-24U1T STMicroelectronics, UPSD3234AV-24U1T Datasheet - Page 112

• Manufacturer Part Number: UPSD3234AV-24U1T
• Description: Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM
• Manufacturer: STMicroelectronics

w w w . D a t a S h e e t 4 U . c o m
uPSD3234A, uPSD3234BV, uPSD3233B, uPSD3233BV
PLDS
The PLDs bring programmable logic functionality
to the uPSD. After specifying the logic for the
PLDs in PSDsoft Express, the logic is pro-
grammed into the device and available upon Pow-
er-up.
Table 90. DPLD and CPLD Inputs
Note: 1. These inputs are not available in the 52-pin package.
112/170
MCU Address Bus
MCU Control Signals
RESET
Power-down
Port A Input
Macrocells
Port B Input
Macrocells
Port C Input
Macrocells
Port D Inputs
Page Register
Macrocell AB
Feedback
Macrocell BC
Feedback
Flash memory
Program Status Bit
Input Source
(1)
A15-A0
PSEN, RD, WR,
ALE
RST
PDN
PA7-PA0
PB7-PB0
PC2-4, PC7
PD2-PD1
PGR7-PGR0
MCELLAB.FB7-
FB0
MCELLBC.FB7-
FB0
Ready/Busy
Input Name
Number
Signals
16
of
4
1
1
8
8
4
2
8
8
8
1
The PSD Module contains two PLDs: the Decode
PLD (DPLD), and the Complex PLD (CPLD). The
PLDs are briefly discussed in the next few para-
graphs, and in more detail in
(DPLD), page
(CPLD), page
the configuration of the PLDs.
The DPLD performs address decoding for Select
signals for PSD Module components, such as
memory, registers, and I/O ports.
The CPLD can be used for logic functions, such as
loadable counters and shift registers, state ma-
chines, and encoding and decoding logic. These
logic functions can be constructed using the Out-
put Macrocells (OMC), Input Macrocells (IMC),
and the AND Array. The CPLD can also be used
to generate External Chip Select (ECS1-ECS2)
signals.
The AND Array is used to form product terms.
These product terms are specified using PSDsoft.
The PLD input signals consist of internal MCU sig-
nals and external inputs from the I/O ports. The in-
put signals are shown in Table 90.
The Turbo Bit in PSD Module
The PLDs can minimize power consumption by
switching off when inputs remain unchanged for
an extended time of about 70ns. Resetting the
Turbo Bit to '0' (Bit 3 of PMMR0) automatically
places the PLDs into standby if no inputs are
changing. Turning the Turbo Mode off increases
propagation delays while reducing power con-
sumption.
See
to set the Turbo Bit.
Additionally, five bits are available in PMMR2 to
block MCU control signals from entering the PLDs.
This reduces power consumption and can be used
only when these MCU control signals are not used
in PLD logic equations.
Each of the two PLDs has unique characteristics
suited for its applications. They are described in
the following sections.
POWER MANAGEMENT, page
114,
115.
Figure 58., page 113
and
Complex
Decode PLD
128, on how
shows
PLD