UPSD3234AV-24U1T STMicroelectronics, UPSD3234AV-24U1T Datasheet - Page 82

• Manufacturer Part Number: UPSD3234AV-24U1T
• Description: Flash Programmable System Devices with 8032 Microcontroller Core and 64Kbit SRAM
• Manufacturer: STMicroelectronics

www.DataSheet4U.com
uPSD3234A, uPSD3234BV, uPSD3233B, uPSD3233BV
USB HARDWARE
The characteristics of USB hardware are as fol-
lows:
The analog front-end is an on-chip generic USB
transceiver. It is designed to allow voltage levels
equal to V
with the physical layer of the Universal Serial Bus.
It is capable of receiving and transmitting serial
data at low speed (1.5Mb/s).
The SIE is the digital-front-end of the USB block.
This module recovers the 1.5MHz clock, detects
the USB sync word and handles all low-level USB
protocols and error checking. The bit-clock recov-
ery circuit recovers the clock from the incoming
Table 63. USB Address Register (UADR: 0EEh)
Table 64. Description of the UADR Bits
Table 65. USB Interrupt Enable Register (UIEN: 0E9h)
82/170
SUSPNDI
USBEN
Complies with the Universal Serial Bus
specification Rev. 1.1
Integrated SIE (Serial Interface Engine), FIFO
memory and transceiver
Low speed (1.5Mbit/s) device capability
Supports control endpoint0 and interrupt
endpoint1 and 2
USB clock input must be 6MHz (requires MCU
clock frequency to be 12, 24, or 36MHz).
6 to 0
Bit
7
7
7
DD
from the standard logic to interface
UADD6 to
Symbol
USBEN
UADD6
UADD0
RSTE
6
6
RSTFIE
UADD5
R/W
R/W
R/W
5
5
USB Function Enable Bit.
When USBEN is clear, the USB module will not respond to any tokens
from host.
RESET clears this bit.
Specify the USB address of the device.
RESET clears these bits.
TXD0IE
UADD4
4
4
USB data stream and is able to track jitter and fre-
quency drift according to the USB specification.
The SIE also translates the electrical USB signals
into bytes or signals. Depending upon the device
USB address and the USB endpoint.
Address, the USB data is directed to the correct
endpoint on SIE interface. The data transfer of this
H/W could be of type control or interrupt.
The device’s USB address and the enabling of the
endpoints are programmable in the SIE configura-
tion header.
USB related registers
The USB block is controlled via seven registers in
the memory: (UADR, UCON0, UCON1, UCON2,
UISTA, UIEN, and USTA).
Three memory locations on chip which communi-
cate the USB block are:
RXD0IE
UADD3
3
3
USB endpoint0 data transmit register (UDT0)
USB endpoint0 data receive register (UDR0)
USB endpoint1 data transmit register (UDT1)
Function
TXD1IE
UADD2
2
2
UADD1
EOPIE
1
1
RESUMI
UADD0
0
0