upd78f0730 Renesas Electronics Corporation., upd78f0730 Datasheet - Page 100

no-image

upd78f0730

Manufacturer Part Number
upd78f0730
Description
8-bit Single-chip Microcontroller
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
upd78f0730MC(S)-CAB-AX/JM
Manufacturer:
NEC
Quantity:
538
Part Number:
upd78f0730MC(S)-CAB-AX/JM
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
upd78f0730MC(S)-CAB-AX/JM
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
upd78f0730MC-CAB-AX
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
100
(2) Example of setting procedure when using the external main system clock
(3) Example of setting procedure when using high-speed system clock as CPU clock and peripheral
<4> Waiting for the stabilization of the oscillation of X1 clock
Cautions 1. Do not change the value of EXCLK and OSCSEL while the X1 clock is operating.
<1> Setting frequency (OSCCTL register)
<2> Setting P121/X1 and P122/X2/EXCLK pins and selecting operation mode (OSCCTL register)
<3> Controlling external main system clock input (MOC register)
Cautions 1. Do not change the value of EXCLK and OSCSEL while the external main system clock is
hardware clock
<1> Setting high-speed system clock oscillation
Check the OSTC register and wait for the necessary time.
During the wait time, other software processing can be executed with the internal high-speed oscillation
clock.
Using AMPH, set the frequency to be used.
Note Set AMPH before setting the peripheral functions after a reset release. The value of AMPH can
Remark f
When EXCLK and OSCSEL are set to 1, the mode is switched from port mode to external clock input
mode.
When MSTOP is cleared to 0, the input of the external main system clock is enabled.
(See 5.6.1 (1) Example of setting procedure when oscillating the X1 clock and (2) Example of
setting procedure when using the external main system clock.)
Note The setting of <1> is not necessary when high-speed system clock is already operating.
AMPH
EXCLK
2. Set the X1 clock after the supply voltage has reached the operable voltage of the clock to
2. Set the external main system clock after the supply voltage has reached the operable
0
1
1
be changed only once after a reset release. When AMPH is set to 1, the clock supply to the CPU
is stopped for 5
Note
be used (see CHAPTER 22 ELECTRICAL SPECIFICATIONS (TARGET)).
operating.
voltage of the clock to be used (see CHAPTER 22
(TARGET)).
XH
f
10 MHz < f
: High-speed system clock oscillation frequency
OSCSEL
XH
≤ 10 MHz
1
XH
µ
External clock input mode
s (MIN.).
Speed System Clock Pin
Operation Mode of High-
Preliminary User’s Manual U19014EJ1V0UD
CHAPTER 5 CLOCK GENERATOR
Operating Frequency Control
Note
I/O port
P121/X1 Pin
ELECTRICAL SPECIFICATIONS
External clock input
P122/X2/EXCLK Pin

Related parts for upd78f0730