upd78f0730 Renesas Electronics Corporation., upd78f0730 Datasheet - Page 326

no-image

upd78f0730

Manufacturer Part Number
upd78f0730
Description
8-bit Single-chip Microcontroller
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
upd78f0730MC(S)-CAB-AX/JM
Manufacturer:
NEC
Quantity:
538
Part Number:
upd78f0730MC(S)-CAB-AX/JM
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
upd78f0730MC(S)-CAB-AX/JM
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
upd78f0730MC-CAB-AX
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
326
(4) UF0 EP0 write register (UF0E0W)
UF0E0W
Bit position
The UF0E0W register is a 64-byte FIFO that stores the IN data (passes it to SIE) sent to the host in the data
stage to Endpoint0.
This register is write-only, in 8-bit units. When this register is read, 00H is read.
The hardware transmits data to the USB bus in synchronization with an IN token only when the EP0NKW bit of
the UF0E0N register is set to 1 (when NAK is not transmitted). When data is transmitted and when the host
correctly receives the data, the EP0NKW bit of the UF0E0N register is automatically cleared to 0 by hardware.
A short packet is transmitted when data is written to the UF0E0W register and the E0DED bit of the UF0DEND
register is set to 1 (EP0W bit of the UF0EPS0 register = 1 (data exists)). A Null packet is transmitted when the
UF0E0W register is cleared and the E0DED bit of the UF0DEND register is set to 1 (EP0W bit of the UF0EPS0
register = 1 (data exists)).
The UF0E0W register is cleared to 0 when the next SETUP token is received while transmission has not been
completed yet. If the stage of control transfer (read) changes to the status stage while ACK has not been
correctly received in the data stage, the UF0E0W register is automatically cleared to 0. At the same time, it is
also cleared to 0 if the EP0NKW bit of the UF0E0N register is 1.
If the UF0E0W register is read while no data is in it, 00H is read.
The operation of the UF0E0W register is illustrated below.
7 to 0
E0W7
7
E0W7 to
E0W0
Bit name
E0W6
6
CHAPTER 12 USB FUNCTION CONTROLLER (USBF)
E0W5
These bits store the IN data sent to the host in the data stage to Endpoint0.
5
Preliminary User’s Manual U19014EJ1V0UD
E0W4
4
E0W3
3
E0W2
2
Function
E0W1
1
E0W0
0
Address
FF19H
After reset
Undefined

Related parts for upd78f0730