upd78f0730 Renesas Electronics Corporation., upd78f0730 Datasheet - Page 18

no-image

upd78f0730

Manufacturer Part Number
upd78f0730
Description
8-bit Single-chip Microcontroller
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
upd78f0730MC(S)-CAB-AX/JM
Manufacturer:
NEC
Quantity:
538
Part Number:
upd78f0730MC(S)-CAB-AX/JM
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
upd78f0730MC(S)-CAB-AX/JM
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
upd78f0730MC-CAB-AX
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
1.6 Outline of Functions
18
Note The internal flash memory capacity, internal high-speed RAM capacity, and internal expansion RAM capacity
Internal
memory
Memory space
Main system
clock
(oscillation
frequency)
Internal low-speed oscillation clock
(for TMH1, WDT)
USB clock
General-purpose registers
Minimum instruction execution time
Instruction set
I/O ports
Timers
Serial interface
Vectored
interrupt sources External
Reset
can be changed using the internal memory size switching register (IMS) and the internal expansion RAM size
switching register (IXS).
Flash memory
(self-programming
supported)
High-speed system
clock
Internal high-speed
oscillation clock
Timer outputs
High-speed RAM
Expansion RAM
Item
Internal
Note
Note
Note
16 KB
1 KB
2 KB
64 KB
X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK)
Internal oscillation
Internal oscillation
X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK)
8 bits × 32 registers (8 bits × 8 registers × 4 banks)
0.125
0.125
• 8-bit operation, 16-bit operation
• Multiply/divide (8 bits × 8 bits, 16 bits ÷ 8 bits)
• Bit manipulate (set, reset, test, and Boolean operation)
• BCD adjust, etc.
• 16-bit timer/event counter: 1 channel
• 8-bit timer/event counter:
• 8-bit timer:
• Watchdog timer:
4 (PWM output: 3, PPG output: 1)
• UART:
• 3-wire serial I/O:
• USB:
15
4
• Reset using RESET pin
• Internal reset by watchdog timer
• Internal reset by power-on-clear
• Internal reset by low-voltage detector
Total:
CMOS I/O:
N-ch open-drain I/O (6 V withstanding voltage): 2
12 or 16 MHz: V
16 MHz (TYP.): V
240 kHz (TYP.): V
12/2 or 16/4 MHz: V
µ
µ
s (high-speed system clock: @ f
s (internal high-speed oscillation clock: @ f
Preliminary User’s Manual U19014EJ1V0UD
CHAPTER 1 OUTLINE
DD
DD
DD
= 4.0 to 5.5 V
DD
= 4.0 to 5.5 V
= 4.0 to 5.5 V
= 4.0 to 5.5 V (multiplied by 8 or 12 by PLL function)
2 channels
1 channel
1 channel
19
17
XH
µ
PD78F0730
= 16 MHz operation)
RH
= 16 MHz (TYP.) operation)
1 channel
1 channel
1 channel
(1/2)

Related parts for upd78f0730