upd78f0730 Renesas Electronics Corporation., upd78f0730 Datasheet - Page 294

no-image

upd78f0730

Manufacturer Part Number
upd78f0730
Description
8-bit Single-chip Microcontroller
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
upd78f0730MC(S)-CAB-AX/JM
Manufacturer:
NEC
Quantity:
538
Part Number:
upd78f0730MC(S)-CAB-AX/JM
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
upd78f0730MC(S)-CAB-AX/JM
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
upd78f0730MC-CAB-AX
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
294
(11) UF0 INT status 0 register (UF0IS0)
UF0IS0
Bit position
This register indicates the interrupt source. If the contents of this register are changed, the INTUSB0B signal
becomes active.
This register is read-only, in 8-bit units.
If an interrupt request (INTUSB0B) is generated from USBF, the FW must read this register to identify the
interrupt source.
Each bit of this register is forcibly cleared to 0 when 0 is written to the corresponding bit of the UF0IC0 register.
7
6
2
1
BUSRST
7
BUSRST
RSUSPD
SETRQ
CLRRQ
Bit name
RSUSPD
6
CHAPTER 12 USB FUNCTION CONTROLLER (USBF)
This bit indicates that Bus Reset has occurred.
This bit indicates that the Resume or Suspend status has occurred. Reference bit 7 of
the UF0EPS1 register by FW.
This bit indicates that the SET_XXXX request to be automatically processed has been
received and automatically processed (XXXX = CONFIGURATION or FEATURE).
This bit is set to 1 after completion of the status stage. Reference the UF0SET register
to identify what is the target of the request. This bit is not automatically cleared to 0 even
if the UF0SET register is read by FW.
The EPHALT bit is also set to 1 when the SET_FEATURE Endpoint request has been
received.
This bit indicates that the CLEAR_FEATURE request has been received and
automatically processed.
This bit is set to 1 after completion of the status stage. Reference the UF0CLR register
to identify what is the target of the request. This bit is not automatically cleared to 0 even
if the UF0CLR register is read by FW.
5
0
1: Bus Reset has occurred (interrupt request is generated).
0: Not Bus Reset status (default value)
1: Resume or Suspend status has occurred (interrupt request is generated).
0: Resume or Suspend status has not occurred (default value).
1: SET_XXXX request to be automatically processed has been received (interrupt
0: SET_XXXX request to be automatically processed has not been received (default
1: CLEAR_FEATURE request has been received (interrupt request is generated).
0: CLEAR_FEATURE request has not been received (default value).
request is generated).
value).
Preliminary User’s Manual U19014EJ1V0UD
4
0
3
0
SETRQ
2
Function
CLRRQ
1
EPHALT
0
Address
FF27H
After reset
00H
(1/2)

Related parts for upd78f0730