pnx1700 NXP Semiconductors, pnx1700 Datasheet - Page 461

no-image

pnx1700

Manufacturer Part Number
pnx1700
Description
Connected Media Processor
Manufacturer
NXP Semiconductors
Datasheet
Philips Semiconductors
Volume 1 of 1
Table 10: Video Input Processor (VIP) 1 Registers
PNX17XX_SER_1
Preliminary data sheet
31:28
27: 3
2:0
Offset 0x10 634C
31:15
14: 3
2:0
Offset 0x10 6350
31:28
27: 3
2:0
Offset 0x10 6354
31:28
27: 3
2: 0
Offset 0x10 6358
31:28
27: 3
2: 0
Offset 0x10 635C
31:28
27: 3
2: 0
Auxiliary Data Output Format Control Registers
Offset 0x10 6380
31:30
29:27
Bit
Symbol
Unused
PSU_BASE2
PSU_OFFSET2
Unused
PSU_PITCH2
Unused
Unused
PSU_BASE3
PSU_OFFSET3
Unused
PSU_BASE4
Unused
Unused
PSU_BASE5
Unused
Unused
PSU_BASE6
Unused
AUX_BAMODE
reserved
Target Line Pitch #2
Target Base Address #3
Target Base Address #4
Target Base Address #5
Target Base Address #6
Auxiliary Capture Output Format
Acces
s
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
-
-
-
-
-
-
-
-
-
-
0
-
Value
Rev. 1 — 17 March 2006
…Continued
Description
Base address DMA #2
used depending on PSU_BAMODE setting
Base address byte offset plane 2
bits define pixel offset within multi pixel 64 bit words
(e.g. a 16bit pixel can be placed on any 16 bit boundary)
Line pitch DMA #2, signed value (two’s complement)
used for planes 2 and 3
Base address DMA #3
used depending on PSU_BAMODE setting
Base address byte offset plane 3
bits define pixel offset within multi pixel 64 bit words
(e.g. a 16bit pixel can be placed on any 16 bit boundary)
Base address DMA #4
used depending on PSU_BAMODE setting
Base address DMA #5
used depending on PSU_BAMODE setting
Base address DMA #6
used depending on PSU_BAMODE setting
Base address mode
00 = pitch mode, wrap at end of buffer or window
01 = pitch mode, wrap at end of buffer
10 = append mode, wrap at end of buffer or window
11 = append mode, wrap at end of buffer
Chapter 12: Video Input Processor
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
PNX17xx Series
12-30

Related parts for pnx1700