pnx1700 NXP Semiconductors, pnx1700 Datasheet - Page 508

no-image

pnx1700

Manufacturer Part Number
pnx1700
Description
Connected Media Processor
Manufacturer
NXP Semiconductors
Datasheet
Philips Semiconductors
Volume 1 of 1
Table 3: Fast general purpose INput (FGPI)
PNX17XX_SER_1
Preliminary data sheet
Bit
Offset 0x07,000C
31:24
23:0
Offset 0x07,0010
31:24
23:0
Offset 0x07,0014
31:2
1:0
Offset 0x07,0018
31:24
23:0
Offset 0x07,001C
31:24
23:0
Offset 0x07,0020
31:24
23:0
Offset 0x07,0024
31:24
23:0
Symbol
Reserved
SIZE
Reserved
REC_SIZE
STRIDE
Reserved
Reserved
NREC1
Reserved
NREC2
Reserved
THRESH1
Reserved
THRESH2
4.2 Status Registers
FGPI_SIZE
FGPI_REC_SIZE
FGPI_STRIDE
FGPI_NREC1
FGPI_NREC2
FGPI_THRESH1
FGPI_THRESH2
Acces
s
R
R/W
R
R/W
R/W
R
R
R
R
R
R
R/W
R
R/W
Value
0
0
0
0
0
0
0
0
0
0
0
0
0
0
…Continued
Rev. 1 — 17 March 2006
Description
To ensure software backward compatibility unused or reserved bits
must be written as zeros and ignored upon read.
Number of records/messages per buffer. Range: 1 to 2
To ensure software backward compatibility unused or reserved bits
must be written as zeros and ignored upon read.
Number of samples per record/message. Range: 2 to 2
(See
Address stride between records/messages
To ensure software backward compatibility unused or reserved bits
must be written as zeros and ignored upon read.
To ensure software backward compatibility unused or reserved bits
must be written as zeros and ignored upon read.
Number of records/messages sent to buffer 1.
Cleared to zero when FGPI_BASE1 register is written to.
To ensure software backward compatibility unused or reserved bits
must be written as zeros and ignored upon read.
Number of records/messages sent to buffer 2.
Cleared to zero when FGPI_BASE1 register is written to.
To ensure software backward compatibility unused or reserved bits
must be written as zeros and ignored upon read.
THRESH1_REACHED interrupt generated when FGPI_NREC1
count equals this register value. Range: 1 to 2
To ensure software backward compatibility unused or reserved bits
must be written as zeros and ignored upon read.
THRESH2_REACHED interrupt generated when FGPI_NREC2
count equals this register value. Range: 1 to 2
Section 3.2.1 on page 14-14
Chapter 14: FGPI: Fast General Purpose Interface
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
on minimum REC_SIZE)
PNX17xx Series
24
24
-1
-1
24
24
-1
-1
14-21

Related parts for pnx1700