peb20560 Infineon Technologies Corporation, peb20560 Datasheet - Page 149

no-image

peb20560

Manufacturer Part Number
peb20560
Description
Dsp Oriented Pbx Controller Doc
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
peb20560HV3.1
Manufacturer:
INF
Quantity:
5 510
Part Number:
peb20560HV3.1
Manufacturer:
STK
Quantity:
5 510
Part Number:
peb20560V2.1
Manufacturer:
INFINEON
Quantity:
3 900
Part Number:
peb20560V2.1-33D0C
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
peb20560V2.1-33D0C
Manufacturer:
MOT
Quantity:
5 510
Reading UISBPER is standard, and accomplished by a DSP read instruction from
address 0xC104. The bit sequence in the read word will be the same as in UISBPER.
2.8.2.4
UOSBPER functions exactly like UISBPER, except that it controls the output streams
instead of the input streams. It is also a 16 bit register. Each bit in UISBPER determines
whether a sequential quadruplet of time-slots, read from the circular RAM into the output
streams, will bypass the linear to a-/µ-law converter, or will be converted by it. The
related sequential time-slot quadruplet of each UOSBPER bit, and the output stream
(OUT0 or OUT1) that this quadruplet belongs to, are different when PEDIU is in work
mode 0 or 1 and when PEDIU is in work mode 2, as is the case in UISBPER. For more
details see section 2.8.2.3.
The setting and resetting method of UOSBPER is exactly like the one of UISBPER. Only
the addresses are different. Every ‘1’ in the written word indicates a bit that should be set
or reset, depending on the address, and every ‘0’ indicates a bit that should not be
changed.
The addresses for setting and resetting of UOSBPER:
0xC106: Set UOSBPER.
0xC107: Reset UOSBPER.
The address for reading UOSBPER is 0xC105.
For each bit in UOSBPER:
‘0’
‘1’
After reset all bits of UOSBPER are ‘0’.
Table 2-24 describes which time-slot quadruplet controlled by each UOSBPER bit in
each PEDIU work mode.
Semiconductor Group
15
7
UOSBPE15 UOSBPE14 UOSBPE13 UOSBPE12 UOSBPE11 UOSBPE10 UOSBPE9 UOSBPE8
UOSBPE7 UOSBPE6
Convert the related sequential time-slot quadruplet from linear to a-/µ-law bite.
Let the related sequential time-slot quadruple to bypass the linear to a-/µ-law
converter.
14
6
PEDIU Output Stream Bypass Enable Register (UOSBPER)
13
5
UOSBPE5
12
4
UOSBPE4 UOSBPE3
2-103
11
3
10
2
UOSBPE2
Functional Block Description
9
1
UOSBPE1 UOSBPE0
PEB 20560
8
0
2003-08

Related parts for peb20560