s71ws256nc0bawa30 Meet Spansion Inc., s71ws256nc0bawa30 Datasheet - Page 186

no-image

s71ws256nc0bawa30

Manufacturer Part Number
s71ws256nc0bawa30
Description
Stacked Multi-chip Product Mcp 256/512/128 Megabit 32m/16m/8m X 16 Bit Cmos 1.8 Volt-only Simultaneous Read/write, Burst-mode Flash Memory With 128/64megabit 8m/4m X 16-bit Psram.
Manufacturer
Meet Spansion Inc.
Datasheet
184
Latency = 5, Burst Length = 4 (MRS# = V
Notes:
1.
2.
3.
4.
LB#, UB#
WE#
Data in
CLK
ADV#
Address
CS#
OE#
Data out
WAIT#
The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation,
t
/WAIT Low (t
/WAIT High (t
/WAIT High-Z (t
Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.
Burst Cycle Time (t
Table 49.5 Asynchronous Write (Low ADV# Type) to Burst Read AC Characteristics
BEADV
Symbol
t
BEADV
should be met.
Figure 49.5 Synchronous Burst Read to Synchronous Burst Write Timing
t
ADVS
t
AS(B)
High- Z
WL
WH
Valid
WZ
or t
): Data available (driven by Latency-1 clock)
0
t
WL
): Data don’t care (driven by CS# high going edge)
T
BC
AWL
High -Z
t
CSS(B)
Min
t
) should not be over 2.5µs.
1
ADVH
7
): Data not available (driven by CS# low going edge or ADV# low going edge)
t
AH(B)
Latency 5
Don’t Ca re
Speed
2
3
A d v a n c e
Max
S71WS-Nx0 Based MCPs
4
t
t
OEL
t
BEL
t
WH
BC
5
t
CD
DQ0
6
Units
ns
DQ1
IH
7
t
OH
).
I n f o r m a t i o n
High -Z
DQ2
8
DQ3
9
t
t
BEADV
WZ
t
HZ
10 11
Symbol
t
AS(B)
t
WES
Valid
t
WL
t
CSS(B)
12 13
Latency 5
t
t
WEH
AH(B)
t
WH
Min
14 15 16 17 18
t
t
BC
BS
D0
Speed
S71WS-N_01_A4 September 15, 2005
High- Z
D1
t
BH
Max
D2
t
DS
D3
19 20
t
t
DHC
Units
WZ
21

Related parts for s71ws256nc0bawa30