CYNSE10128-083FGCI CYPRESS [Cypress Semiconductor], CYNSE10128-083FGCI Datasheet - Page 33

• Manufacturer Part Number: CYNSE10128-083FGCI
• Manufacturer: CYPRESS [Cypress Semiconductor]

5.4.10
The Hardware register controls the drive strength of the groups of signals as listed in Section 6.0. Table 5-11 shows the fields
that control each of the group and the output signals associated with it.
Table 5-11. Hardware Register Description
Document #: 38-02069 Rev. *F
IOSRAM
IOJTAG
IOCAS
IODQ
Field
Hardware Register (HARDWARE)
71
(decimal)
Range
[63:10]
[71:64]
[1:0]
[3:2]
[5:4]
[7:6]
[9:8]
63
Initial Value
(binary)
55
11
11
11
11
0
47
Reserved.
JTAG I/Os. Sets the drive strength for the I/O. By default it is set to “11”. The
following output signal is part of this group: TDO.
The LVCMOS I/O drive strength for encoding is as listed below:
00: 2 mA
01: 8 mA
10: 16 mA
11: 24 mA (V
The HSTL I/O drive strength for encoding is as listed below:
00: 8 mA (HSTL I)
01: Reserved
10: Reserved
11: 17 mA (HSTL II)
Cascade I/Os. The following output signals are part of this group:
LHO, BHO and FULO.
Refer to IOJTAG above for I/O drive strength encoding.
SRAM I/Os. The following output signals are part of this group:
SADR, CE_L, WE_L, OE_L and ALE_L.
Refer to IOJTAG above for I/O drive strength encoding.
Command and DQ Bus I/Os. The following output signals are part of this group:
DQ, ACK, EOT, SSF, SSV, PAR, PARERR_L, MULTI_HIT, and FULL.
Refer to IOJTAG above for I/O drive strength encoding.
Reserved.
Reserved. This field must be set to 0.
Figure 5-17. Hardware Register
CONFIDENTIAL
PRELIMINARY
39
DDQ
= 2.5V); 20 mA (V
31
Description
DDQ
23
= 1.8V)
15
CYNSE10512
CYNSE10256
CYNSE10128
7
Page 33 of 153
0
[+] Feedback
[+] Feedback