CYNSE10128-083FGCI CYPRESS [Cypress Semiconductor], CYNSE10128-083FGCI Datasheet - Page 66

• Manufacturer Part Number: CYNSE10128-083FGCI
• Manufacturer: CYPRESS [Cypress Semiconductor]

Notes:
Document #: 38-02069 Rev. *F
• In MultiSearchMode, there is a separate set of the LHO and LHI signals corresponding to memory array 0 and array 1.
• Both LHO_0[1] and LHO_0[0] are exact same signals so that the loads can be shared by two outputs. The same is true for
• Unused LHI_0 signals should be tied to ground whereas unused LHI_1_L signals should be tied to V
LHO_0[1:0] and LHI_0[6:0] corresponds to array 0 whereas LHO_1_L[1:0] and LHI_1_L[6:0] corresponds to array 1. The latter
share the same pins as FULO[1:0] and FULI[6:0] respectively.
LHO_1_L[1] and LHO_1_L[0].
1.8V or 2.5V only.
DQ[71:0]
CMDV
CMD[10:0]
SSF, SSV
Figure 6-14. Hardware Diagram for a Table with Eight Devices for MultiSearch
BHI[2:0]
BHI[2:0]
BHI[2:0]
Ayama 10000 #4
Ayama 10000 #6
Ayama 10000 #3
Ayama 10000 #5
BHI[2:0]
Ayama 10000 #7
Ayama 10000 #2
Ayama 10000 #0
Ayama 10000 #1
BHI[2:0]
BHI[2:0]
BHI[2:0]
BHI[2:0]
LHO_1_L[1] LHO_1_L[0]
LHO_1_L[0]
LHI_1_L
LHO_1_L[0]
CONFIDENTIAL
PRELIMINARY
LHO_1_L[1]
LHO_1_L[0]
LHO_1_L[1]
LHI_1_L
LHO_1_L[1]
6 5 4 3 2 1 0
6 5 4 3 2 1 0
6 5 4 3 2 1 0
LHI_1_L
LHO_1_L[1]
LHO_1_L[0]
LHO_1_L[0]
6 5 4 3 2 1 0
LHO_1_L[0]
6 5 4 3 2 1 0
6 5 4 3 2 1 0
6 5 4 3 2 1 0
6 5 4 3 2 1 0
LHI_1_L
LHI_1_L
LHI_1_L
LHI_1_L
LHI_1_L
V
LHO_1_L[0]
V
DDQ_ASIC
DDQ_ASIC
LHO_0[1] LHO_0[0]
LHO_0[0]
V
V
V
DDQ_ASIC
LHO_0[0]
DDQ_ASIC
DDQ_ASIC
LHO_0[0]
LHI_0
V
V
LHO_0[1]
DDQ_ASIC
LHI_0
DDQ_ASIC
LHO_0[1]
6 5 4 3 2 1 0
6 5 4 3 2 1 0
6 5 4 3 2 1 0
LHO_0[1]
LHI_0
LHO_0[1]
LHO_0[0]
6 5 4 3 2 1 0
6 5 4 3 2 1 0
6 5 4 3 2 1 0
6 5 4 3 2 1 0
6 5 4 3 2 1 0
DDQ_ASIC
LHO[0]
LHI_0
LHI_0
LHO_0[0]
LHI_0
LHI_0
LHI_0
CYNSE10512
CYNSE10256
CYNSE10128
LHO_0[0]
BHO[0]
BHO[1]
BHO[2] BHO[2]
, which is either
Page 66 of 153
BHO[0]
BHO[1]
SRAM
[+] Feedback
[+] Feedback