MT41J128M8 MDTIC [Micon Design Technology Corporation], MT41J128M8 Datasheet - Page 174

• Manufacturer Part Number: MT41J128M8
• Description: 1Gb: x4, x8, x16 DDR3 SDRAM
• Manufacturer: MDTIC [Micon Design Technology Corporation]

Synchronous to Asynchronous ODT Mode Transition (Power-Down Entry)
PDF: 09005aef826aa906/Source: 09005aef82a357c3
1Gb_DDR3_5.fm - Rev. D 8/1/08 EN
There is a transition period around power-down entry (PDE) where the DRAM’s ODT
may exhibit either synchronous or asynchronous behavior. This transition period
occurs if the DLL is selected to be off when in precharge power-down mode by the
setting MR0[12] = 0. Power-down entry begins
LOW, and it ends when CKE is first registered LOW.
ODTL off + 1
in progress when CKE goes LOW, power-down entry will end
command rather than when CKE is first registered LOW. Power-down entry will then
become the greater of
ODT assertion during power-down entry results in an R
t
(MAX) and ODTL on ×
may result in an R
off ×
off ×
If the AL has a large value, the uncertainty of the state of R
because ODTL on and ODTL off are derived from the WL and WL is equal to CWL + AL.
Figure 120 on page 175 shows three different cases:
• ODT_A: Synchronous behavior before
• ODT_B: ODT state changes during the transition period with
• ODT_C: ODT state changes after the transition period with asynchronous behavior
AONPD (MIN) and ODTL on ×
ODTL on ×
ODTL on ×
t
t
CK +
CK +
t
t
AOF (MIN) or as late as the greater of
AOF (MAX). Table 83 on page 175 summarizes these parameters.
t
CK or ODTL on + 1
t
t
CK +
CK +
TT
t
t
AON (MIN) and
AON (MAX)
change as early as the lesser of
t
t
ANPD and
CK +
t
174
AON (MAX). ODT de-assertion during power-down entry
t
t
CK +
CK. If a REFRESH command has been issued, and it is
t
RFC - REFRESH command to CKE registered LOW.
t
t
AONPD (MAX) greater than
AON (MIN) or as late as the greater of
Micron Technology, Inc., reserves the right to change products or specifications without notice.
t
ANPD
t
ANPD prior to CKE first being registered
1Gb: x4, x8, x16 DDR3 SDRAM
t
AOFPD (MAX) and ODTL
t
t
ANPD is equal to the greater of
AOFPD (MIN) and ODTL
On-Die Termination (ODT)
TT
TT
change as early as the lesser of
becomes quite large. This is
t
RFC after the REFRESH
©2006 Micron Technology, Inc. All rights reserved.
t
AONPD (MIN) less than
t
AONPD