UJA1061TW PHILIPS [NXP Semiconductors], UJA1061TW Datasheet - Page 35

no-image

UJA1061TW

Manufacturer Part Number
UJA1061TW
Description
Low speed CAN/LIN system basis chip
Manufacturer
PHILIPS [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UJA1061TW/3V0
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
UJA1061TW/5V0
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
UJA1061TW/5V0/C/T
Manufacturer:
NXP
Quantity:
8 000
Part Number:
UJA1061TW/5V0/C/T
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
UJA1061TW/5V0/C/T,518
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
UJA1061TW/5V0/CT
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Philips Semiconductors
6.14.3
This register allows status information to be read-back from the UJA1061.
Table 4 STAT - System Status register (address 00) bit description
2004 Mar 22
11 to 8
Low speed CAN/LIN system basis chip
15, 14
BIT
13
12
7
6
5
S
YSTEM STATUS REGISTER
A1, A0
RRS
RO
RSS[3:0]
LWS
SYMBOL
register address
Read Register Select
Read Only
Reset Source
reserved
Level Wake Status
reserved
DESCRIPTION
(1)
VALUE
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
00
0
1
0
0
1
0
0
35
read System Status register (STAT)
read System Status register without writing to Mode
register
read System Status register and write to Mode register
Power-on reset; first connection of BAT42 or BAT42 below
power-on voltage threshold or RSTN was forced LOW
externally
cyclic wake-up out of Sleep mode
low V1 supply; V1 has dropped below the reset threshold
V1 current above threshold within Standby mode of the
UJA1061 while watchdog OFF behaviour was selected and
the RESET option is selected within the System
Configuration register
V3 voltage is down due to short-circuit occurring during
Sleep mode
reserved
UJA1061 ready to enter Flash Programming mode
wake-up event via CAN while reset behaviour selected or
during Sleep mode
wake-up event via LIN while reset behaviour selected or
during Sleep mode
wake-up event via WAKE while reset behaviour selected or
during Sleep mode
wake-up event out of Fail-safe mode
watchdog overflow (Normal operating mode)/time-out
(Standby mode/Flash mode); trigger too late
watchdog not initialized in time; 256 ms exceeded
watchdog triggered too early; window missed
illegal Mode Register Code
interrupt not served in time (within 256 ms)
reserved for future use; in order to stay compatible with
future silicon versions using this bit, software should ignore
this bit value
pin WAKE is above the threshold
pin WAKE is below the threshold
reserved for future use; in order to stay compatible with
future silicon versions using this bit, software should ignore
this bit value
FUNCTION
Objective specification
UJA1061

Related parts for UJA1061TW