UJA1061TW PHILIPS [NXP Semiconductors], UJA1061TW Datasheet - Page 69

no-image

UJA1061TW

Manufacturer Part Number
UJA1061TW
Description
Low speed CAN/LIN system basis chip
Manufacturer
PHILIPS [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UJA1061TW/3V0
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
UJA1061TW/5V0
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
UJA1061TW/5V0/C/T
Manufacturer:
NXP
Quantity:
8 000
Part Number:
UJA1061TW/5V0/C/T
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
UJA1061TW/5V0/C/T,518
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
UJA1061TW/5V0/CT
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Philips Semiconductors
9
T
with respect to ground. Positive currents flow into the IC. All parameters are guaranteed over the virtual junction
temperature range by design. Products are 100% tested at 125 C ambient temperature on wafer level (pre-testing).
Cased products are 100% tested at 25 C ambient temperature (final testing). Both pre-testing and final testing use
correlated test conditions to cover the specified temperature and power supply voltage range.
2004 Mar 22
Serial Peripheral Interface (SPI) timing (pins SCS, SCK, SDI, SDO) (see Fig.19)
T
t
t
t
t
t
t
t
t
t
CAN transceiver (pins CANL, CANH, TXDC and RXDC)
t
t
t
t
t
vj
lead
lag
SCKH
SCKL
su
h
DOV
SSH
SSL
t(rec-dom)
t(dom-rec)
PHL
PLH
BUS(fail)(det)
cyc
Low speed CAN/LIN system basis chip
= 40 to + 150 C; V
SYMBOL
AC CHARACTERISTICS
clock cycle time
enable lead time
enable lag time
clock HIGH time
clock LOW time
input data set-up time
input data hold time
output data valid time
SPI select HIGH time
SPI select LOW time
output transition time
recessive to dominant
output transition time
dominant to recessive
propagation delay TXDC
to RXDC (HIGH to LOW
transition)
propagation delay TXDC
to RXDC (LOW to HIGH
transition)
bus failure detection time
BAT42
PARAMETER
= 5.5 to 52 V; V
BAT14
clock is low when SPI select falls
clock is low when SPI select rises
pin SDO, C
10 to 90 %; C1 = 10 nF; C2 = 0 nF;
R1 = 100 ; see Figs 15 and 16
90 to 10 %; C1 = 1 nF; C2 = 0 nF;
R1 = 100 ; see Figs 15 and 16
50 % V
C1 = 10 nF; C2 = 0 nF; R1 = 100 ;
see Figs 15 and 16
50 % V
C1 = 1 nF; C2 = 0 nF; R1 = 100 ;
see Figs 15 and 16
bus failure HxBAT; Active mode,
On-line and Selective Sleep mode;
V
bus failure HxVCC
bus failures LxGND and HxL
bus failure LxBAT; Active mode,
On-line and Selective Sleep mode;
V
continuously dominant clamped
CAN-bus detection time (start after
detecting HxVCC); Active mode,
On-line and Selective Sleep mode;
V
V2
V2
V2
= 5 V
= 5 V
= 5 V
= 5.5 to 27 V; unless otherwise specified. All voltages are defined
TXDC
TXDC
L
CONDITIONS
69
to 50 % V
to 50 % V
= 10 pF
RXDC
RXDC
;
;
480
240
240
190
190
100
100
200
100
0.6
0.3
7
1.6
0.9
0.3
0.3
MIN.
1.2
0.7
1.0
1.2
TYP.
Objective specification
UJA1061
100
1.8
1.9
38
8.0
1.6
1.6
1.6
MAX.
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ms
ms
ms
ms
UNIT
s
s
s
s
s

Related parts for UJA1061TW