UJA1061TW PHILIPS [NXP Semiconductors], UJA1061TW Datasheet - Page 39

• Manufacturer Part Number: UJA1061TW
• Description: Low speed CAN/LIN system basis chip
• Manufacturer: PHILIPS [NXP Semiconductors]

Philips Semiconductors
6.14.5
This register, which can be written to only in Normal and Standby modes, allows setting/enabling certain interrupt events
for the UJA1061
Table 6 IE - Interrupt Enable register (address 01) bit description
2004 Mar 22
Low speed CAN/LIN system basis chip
15, 14
BIT
13
12
11
10
9
8
7
6
5
4
3
2
I
NTERRUPT ENABLE REGISTER
WTIE
SYMBOL
V2V3FIE V2/V3 Failure
CANFIE
BATFIE
SPIFIE
LINFIE
A1, A0
GSIE
OTIE
RRS
WIE
RO
register address
Read Register Select
Read Only
Watchdog Time-out
Interrupt Enable
Over-Temperature
Interrupt Enable
Ground Shift Interrupt
Enable
SPI clock count
Failure Interrupt
Enable
BAT Failure Interrupt
Enable
Interrupt Enable
CAN Failure Interrupt
Enable
LIN Failure Interrupt
Enable
WAKE Interrupt
Enable
reserved
DESCRIPTION
(1)
(2)
VALUE
01
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
0
39
read Interrupt Enable register
read the Interrupt Register (INT)
read the Interrupt Enable Feedback register (IEF)
read the register selected by RRS without writing to
Interrupt Enable register
read the register selected by RRS and write to Interrupt
Enable register
a watchdog overflow during Standby causes an interrupt
instead of a reset event
no interrupt forced upon overflow; a reset is forced instead
exceeding or dropping below the temperature warning limit
causes an interrupt
no interrupt forced
exceeding or dropping below the GND shift limit causes an
interrupt
no interrupt forced
wrong number of CLK cycles (more than, or less than 16)
forces an interrupt; within Start-up and Restart mode, a
reset is performed instead of an interrupt
no interrupt forced; SPI access is ignored if wrong number
of cycles is applied (more than, or less than 16)
falling edge at SENSE forces an interrupt
no interrupt forced
detection of a short-circuit at V2 or V3 forces an interrupt
no interrupt forced
any change of the CAN Failure status forces an interrupt
no interrupt forced
any change of the LIN Failure status forces an interrupt
no interrupt forced
a negative edge at WAKE generates an interrupt in
Normal, Flash or Standby mode
a negative edge at WAKE generates a reset in Standby
mode
reserved for future use; should always be set to logic 0 in
order to secure compatibility with future functions which will
be activated by a logic 1
FUNCTION
Objective specification
UJA1061