MC68HC908AP16CFA MOTOROLA [Motorola, Inc], MC68HC908AP16CFA Datasheet - Page 133

no-image

MC68HC908AP16CFA

Manufacturer Part Number
MC68HC908AP16CFA
Description
Microcontrollers
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet
9.2.3 Clocks in Stop Mode and Wait Mode
9.3 Reset and System Initialization
MC68HC908AP Family — Rev. 2.5
MOTOROLA
Upon exit from stop mode by an interrupt, break, or reset, the SIM allows
ICLK to clock the SIM counter. The CPU and peripheral clocks do not
become active until after the stop delay timeout. This timeout is
selectable as 4096 or 32 ICLK cycles. (See
In wait mode, the CPU clocks are inactive. The SIM also produces two
sets of clocks for other modules. Refer to the wait mode subsection of
each module to see if the module is active or inactive in wait mode.
Some modules can be programmed to be active in wait mode.
The MCU has these reset sources:
All of these resets produce the vector $FFFE:$FFFF ($FEFE:$FEFF in
monitor mode) and assert the internal reset signal (IRST). IRST causes
all registers to be returned to their default values and all modules to be
returned to their reset states.
An internal reset clears the SIM counter (see
external reset does not. Each of the resets sets a corresponding bit in
the SIM reset status register (SRSR). (See
Freescale Semiconductor, Inc.
For More Information On This Product,
Computer operating properly module (COP)
Low-voltage inhibit module (LVI)
Power-on reset module (POR)
External reset pin (RST)
Illegal opcode
Illegal address
Go to: www.freescale.com
9.7 SIM
System Integration Module (SIM)
9.6.2 Stop
9.4 SIM
Reset and System Initialization
Registers.)
Counter), but an
Mode.)
Data Sheet
133

Related parts for MC68HC908AP16CFA