HD6413008F RENESAS [Renesas Technology Corp], HD6413008F Datasheet - Page 373

no-image

HD6413008F

Manufacturer Part Number
HD6413008F
Description
Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6413008F25
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6413008F25
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6413008F25V
Manufacturer:
MITSUMI
Quantity:
2 949
Part Number:
HD6413008F25V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD6413008F25V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6413008FBL25
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6413008FBL25
Manufacturer:
HIT
Quantity:
9 676
For Serial Communication Interface (SMIF Bit in SCMR Cleared to 0): Selects whether the
SCI operates in asynchronous or synchronous mode.
Bit 7
C/A
0
1
For Smart Card Interface (SMIF Bit in SCMR Set to 1): Selects GSM mode for the smart card
interface.
Bit 7
GM
0
1
Note: etu: Elementary time unit (time required to transmit one bit)
Bit 6—Character Length (CHR): Selects 7-bit or 8-bits data length in asynchronous mode. In
synchronous mode, the data length is 8 bits regardless of the CHR setting,
Bit 6
CHR
0
1
Note:
Bit 5—Parity Enable (PE): In asynchronous mode, this bit enables or disables the addition of a
parity bit to transmit data, and the checking of the parity bit in receive data. In synchronous mode,
the parity bit is neither added nor checked, regardless of the PE bit setting.
Bit 5
PE
0
1
Note:
* When 7-bit data is selected, the MSB (bit 7) of TDR is not transmitted.
* When PE bit is set to 1, an even or odd parity bit is added to transmit data according to
the even or odd parity mode selection by the O/E bit, and the parity bit in receive data is
checked to see that it matches the even or odd mode selected by the O/E bit.
Description
Asynchronous mode
Synchronous mode
Description
The TEND flag is set 12.5 etu after the start bit
The TEND flag is set 11.0 etu after the start bit
Description
8-bit data
7-bit data*
Description
Parity bit not added or checked
Parity bit added and checked*
Rev.4.00 Aug. 20, 2007 Page 329 of 638
12. Serial Communication Interface
REJ09B0395-0400
(Initial value)
(Initial value)
(Initial value)
(Initial value)

Related parts for HD6413008F