HD6413008F RENESAS [Renesas Technology Corp], HD6413008F Datasheet - Page 399

no-image

HD6413008F

Manufacturer Part Number
HD6413008F
Description
Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6413008F25
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6413008F25
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6413008F25V
Manufacturer:
MITSUMI
Quantity:
2 949
Part Number:
HD6413008F25V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD6413008F25V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6413008FBL25
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6413008FBL25
Manufacturer:
HIT
Quantity:
9 676
Clock: An internal clock generated by the on-chip baud rate generator or an external clock input
from the SCK pin can be selected as the SCI transmit/receive clock. The clock source is selected
by the C/A bit in SMR and bits CKE1 and CKE0 in SCR. For details of SCI clock source
selection, see table 12.9.
When an external clock is input at the SCK pin, it must have a frequency 16 times the desired bit
rate.
When the SCI is operated on an internal clock, it can output a clock signal at the SCK pin. The
frequency of this output clock is equal to the bit rate. The phase is aligned as shown in figure 12.3
so that the rising edge of the clock occurs at the center of each transmit data bit.
Transmitting and Receiving Data:
• SCI Initialization (Asynchronous Mode): Before transmitting or receiving data, clear the TE
and RE bits to 0 in SCR, then initialize the SCI as follows.
When changing the communication mode or format, always clear the TE and RE bits to 0
before following the procedure given below. Clearing TE to 0 sets the TDRE flag to 1 and
initializes TSR. Clearing RE to 0, however, does not initialize the RDRF, PER, FER, and
ORER flags, or RDR, which retain their previous contents.
When an external clock is used the clock should not be stopped during initialization or
subsequent operation, since operation will be unreliable in this case.
0
Figure 12.3 Phase Relationship between Output Clock and Serial Data
D0
D1
D2
D3
(Asynchronous Mode)
1 frame
D4
D5
D6
D7
Rev.4.00 Aug. 20, 2007 Page 355 of 638
12. Serial Communication Interface
0/1
1
1
REJ09B0395-0400

Related parts for HD6413008F