TMPSNS-RTD1 Microchip Technology, TMPSNS-RTD1 Datasheet - Page 45
TMPSNS-RTD1
Manufacturer Part Number
TMPSNS-RTD1
Description
BOARD EVAL PT100 RTD TEMP SENSOR
Manufacturer
Microchip Technology
Datasheets
1.MCP3301-CIMS.pdf
(32 pages)
2.PCM18XR1.pdf
(438 pages)
3.MCP6S22DM-PICTL.pdf
(43 pages)
4.TMPSNS-RTD1.pdf
(26 pages)
Specifications of TMPSNS-RTD1
Sensor Type
Temperature
Interface
USB
Embedded
Yes, MCU, 8-Bit
Utilized Ic / Part
MCP3301, MCP6S26, PIC18F2550
Processor To Be Evaluated
MCP6S26, MCP3301, MCP6024, MCP41010, PIC18F2550, TC1071, MCP6002
Data Bus Width
12 bit
Interface Type
USB
Lead Free Status / RoHS Status
Not applicable / Not applicable
Voltage - Supply
-
Sensitivity
-
Sensing Range
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Not applicable / Not applicable
- MCP3301-CIMS PDF datasheet
- PCM18XR1 PDF datasheet #2
- MCP6S22DM-PICTL PDF datasheet #3
- TMPSNS-RTD1 PDF datasheet #4
- Current page: 45 of 438
- Download datasheet (7Mb)
3.5.4
Certain exits from power-managed modes do not
invoke the OST at all. There are two cases:
• PRI_IDLE mode, where the primary clock source
• the primary clock source is not any of the XT or
TABLE 3-2:
© 2009 Microchip Technology Inc.
Note 1:
is not stopped; and
HS modes.
Primary Device Clock
T1OSC or INTRC
2:
3:
4:
5:
(PRI_IDLE mode)
Before Wake-up
(Sleep mode)
INTOSC
In this instance, refers specifically to the 31 kHz INTRC clock source.
T
concurrently with any other required delays (see Section 3.4 “Idle Modes”).
Includes both the INTOSC 8 MHz source and postscaler derived frequencies.
T
(parameter F12, Table 28-9); it is also designated as T
Execution continues during T
EXIT WITHOUT AN OSCILLATOR
START-UP DELAY
CSD
OST
None
(parameter 38, Table 28-12) is a required delay when waking from Sleep and all Idle modes and runs
is the Oscillator Start-up Timer period (parameter 32, Table 28-12). t
Microcontroller Clock Source
EXIT DELAY ON WAKE-UP BY RESET FROM SLEEP MODE OR ANY IDLE MODE
(BY CLOCK SOURCES)
(3)
(1)
IOBST
After Wake-up
XTPLL, HSPLL
XTPLL, HSPLL
XTPLL, HSPLL
XTPLL, HSPLL
INTOSC
INTOSC
INTOSC
INTOSC
PIC18F2455/2550/4455/4550
XT, HS
XT, HS
XT, HS
XT, HS
(parameter 39, Table 28-12), the INTOSC stabilization period.
EC
EC
EC
EC
(3)
(3)
(3)
(3)
In these instances, the primary clock source either
does not require an oscillator start-up delay, since it is
already running (PRI_IDLE), or normally does not
require an oscillator start-up delay (EC and any internal
oscillator modes). However, a fixed delay of interval
T
leaving Sleep and Idle modes to allow the CPU to
prepare for execution. Instruction execution resumes
on the first clock cycle following this delay.
CSD
PLL
.
following the wake event is still required when
T
T
T
Exit Delay
OST
OST
OST
T
T
T
T
T
T
T
T
IOBST
IOBST
None
None
OST
CSD
OST
CSD
OST
CSD
+ t
+ t
+ t
(4)
(2)
(4)
(2)
(4)
(2)
rc
rc
rc
(5)
(5)
(4)
(4)
(4)
rc
is the PLL lock time-out
Clock Ready Status
Bit (OSCCON)
DS39632E-page 43
OSTS
OSTS
OSTS
OSTS
IOFS
IOFS
IOFS
IOFS
Related parts for TMPSNS-RTD1
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Microchip Technology Inc.
Datasheet:
Part Number:
Description:
Manufacturer:
Microchip Technology Inc.
Datasheet:
Part Number:
Description:
Manufacturer:
Microchip Technology Inc.
Datasheet:
Part Number:
Description:
Manufacturer:
Microchip Technology Inc.
Datasheet:
Part Number:
Description:
Manufacturer:
Microchip Technology Inc.
Datasheet:
Part Number:
Description:
Manufacturer:
Microchip Technology Inc.
Datasheet:
Part Number:
Description:
Manufacturer:
Microchip Technology Inc.
Datasheet:
Part Number:
Description:
Manufacturer:
Microchip Technology Inc.
Datasheet: