MPC8536-RDK Freescale Semiconductor, MPC8536-RDK Datasheet - Page 223

Manufacturer Part Number

BOARD REF COMEXPRESS MPC8536

Manufacturer

Freescale Semiconductor

PowerQUICC ™r

CSB1880, CSB1801, Cables, Documentation, Enclosure, Power Supply with cord

For Use With/related Products

Lead Free Status / RoHS Status

Lead free / RoHS Compliant

SRAM features include the following:

Freescale Semiconductor

Error injection modes supported for testing error handling

SRAM regions are created by configuring 1, 2, 4 or 8 ways of each set to be reserved for

memory-mapped SRAM.

Regions can reside at any location in the memory map aligned to the SRAM size.

SRAM memory is byte addressable; for accesses of less than a cache line, ECC is updated using

read-modify-write transactions.

I/O devices access SRAM regions by marking transactions as snoopable (global).

lists the possible L2 cache/SRAM configurations.

512 Kbytes (8 ways)

448 Kbytes (7 ways)

384 Kbytes (6 ways)

320 Kbytes (5 ways)

256 Kbytes (4 ways)

192 Kbytes (3 ways)

128 Kbytes (2 ways)

MPC8536E PowerQUICC III Integrated Processor Reference Manual, Rev. 1

Table 6-1. Available L2 Cache/SRAM Configurations

Stash-only Region

SRAM Region 1

SRAM Region 2

L2 Look-Aside Cache/SRAM